A Cryptography System and Its Parameterized VLSI Generator for Real-Time Multimedia

A Cryptography System and Its Parameterized VLSI Generator for Real-Time Multimedia

Hun-Chen Chen Jui-Cheng Yen Chien-Wan Hun Ming-Fung Hwang 

Department of Electronic Engineering, National United University, Miaoli, Taiwan, R.O.C.

Department of Mechanical Engineering, National United University, Miaoli, Taiwan, R.O.C.

Liberal Arts Center, Da-Yeh University, Changhua, Taiwan, R.O.C.

30 March 2012
| Citation



In this paper, a new cryptography system is proposed, which combines the methods of position per-mutation and value transformation for encryption/decryption. Three good features are involved in this system: (1) High security evaluated with the measure of fractal dimension, (2) Content of encrypted image is sensitive to the initial key, and (3) this system can easily defense against the exhaustive search attack. For the applications with real-time in multimedia system, the parameterized hardware design and its very large-scale integrated circuit (VLSI) generator software are developed. The proposed VLSI generator can be parameterized by the parameters of system-type, packet size, throughput, and security to create proper architecture for the application. All the architectures generated from the VLSI generator have been verified strictly. Except for passing the entire coding guideline check and 100% code cover-age, with the 0.18 um cell library, all the configurations of architecture are synthesized and verified for speed, area, and power consumption as well as delivering the essential scripts. Regarding verifica-tion of all configurations, the throughput can be ranged between 1.59 and 2.25 Gbps with the hardware cost of 0.54 and 3.92 mm2. Compared with the existing designs, the proposed design possesses wide range of performance and benefit for most of applications in multimedia system.


Decryption, encryption, multimedia system, parameterized VLSI


[1] Data encryption standard, FIPS PUB 46, National Bureau of Standards, Washington, D.C., Jan. 1997.

[2] Daemen, J. & Rijmen, V., AES Proposal: Rijndael, AES Algorithm submission, Sep. 1999.

[3] Yi, X., Tan, C.H., Kheong, C.K. & Syed, M.R., Fast Encryption for Multimedia, IEEE Trans. on Consumer Electronics, 47, pp. 101–107, 2001. doi: http://dx.doi.org/ 10.1109/30.920426

[4] Lu, C.C. etc., Integrated design of AES Encrypter and Decrypter, Proc. ASAP’2002, pp. 277–285, 2002.

[5] Schubert, A., Meyer, V. & Anheier, W., Reusable cryptographic VLSI core based on the SAFER K-128 algorithm with 251.8 Mbit/s throughput, Proc. 1998 IEEE Workshop on Signal Processing System, pp. 437–446, 1998.

[6] Mitsuyama, Y., Andales, Z., Onoye, T. & Shirakawa. I., VLSI implementation of high performance burst mode for 128-bit block ciphers, Proc. ISCAS’2001, 2, pp. 344–347, 2002.

[7] Lin, S.W., The Design and Realization of the IP Core for Data Encryption in the Video Surveillance System, Master Thesis, Computer Science and Information Engineering, National Chung Cheng University, 2003.

[8] Lewis, M., Simmons, S, A VLSI implementation of a cryptographic processor, Proc. IEEE, CCECE 2003, pp. 821–826, 2003.

[9] Chen, H.C., Yen, J.C., Wu, S.M. & Zhong, J.K., On the parameterized IP core design of the new cryptographic system, Proc. IEEE, ISPACS’2005, pp. 337–340, 2005.

[10] Selimis, G., Lazarou, N., Michail, H.E. & Koufopavlou, O., VLSI design and imple-mentation of reconfigurable cryptographic systems for symmetric encryption, Proc. IEEE, ICECS 2005, pp. 1–4, 2005.

[11] Michail, H.E., Kakarountas, A.P., Milidonis, A.S., Panagiotakopoulos, G.A., Thana-soulis, V.N. & Goutis, C.E., Temporal and System Level Modifications for High Speed VLSI Implementations of Cryptographic Core, Proc. IEEE, ICECS 2006, pp. 1180– 1183, 2006.

[12] Megalingam, R.K., Gopakumar, G., Luke, D., Jyothi, K.S. & Ajit, A., A VLSI imple-mentation and analysis of cryptographic algorithms for security and privacy in commu-nication networks, Proc. IEEE, ICMET 2010, pp. 521–525, 2010.

[13] Keating, M. & Bricaud, P., Reuse Methodology Manual, Kluwer Academic Publishers, 2002.

[14] Kocarev, L. & Jakimoki, G., Pseudorandom bits generated by chaotic maps, IEEE Trans. on Circuits and Systems – Part I, 50, pp. 123–126, 2003.

[15] Chen, C.C., Daponte, J.S. & Fox, M.D., Fractal feature analysis and classification in medical imaging, IEEE Trans. on Medical Imaging, 8, pp. 133–142, 1989. doi: http:// dx.doi.org/10.1109/42.24861

[16] Parker, T.S. & Chua, L.O., Chaos - A tutorial for engineers, Proc. IEEE, 75, pp. 982– 1008, 1987. doi: http://dx.doi.org/10.1109/PROC.1987.13845

[17] Bass, B.M., A low-power high performance 1024-point FFT processor, IEEE Journal of Solid-State Circuit, 34, pp. 380–387, 1999. doi: http://dx.doi.org/10.1109/4.748190