A New Crypto-based Processor System Design Using FPGA

A New Crypto-based Processor System Design Using FPGA

Suravi LahiriKaustav M. Chatterjee Swarup K. Mitra 

Department of Computer Science & Engineering, MAKAUT, India

Technical Head, Ardent Computech Pvt. Limited, India

Associate Professor of M.C.K.V., India

Corresponding Author Email: 
slahiri.iahiri06@gmail.com; Onlykaustav007@gmail.com; swarup.subho@gmail.com
Page: 
122-136
|
DOI: 
https://doi.org/10.18280/ama_d.220109
Received: 
October 2017
|
Accepted: 
31 December 2017
|
Published: 
31 December 2017
| Citation

OPEN ACCESS

Abstract: 

Cryptography is the art of keeping messages secretly and it plays an important role in securing the data from unauthorized access and use. In this paper we have developed a crypto based processor using RSA algorithm. RSA algorithm is a highly securablesecurable, public key algorithm. It is used to encrypt and decrypt the messages to send it over the transmission channel securely. The main purpose of our work in this paper is to develop a system to transmit the message to the intended recipient in such a way so tha t an unauthorized person cannot be able read or alter it. This crypto based processor has been implemented on FPGAFPGA- which is a reconfigurable platform and designed by Very High speed integrated circuit Hardware Description Language ( and simulated by using Xilinx ISE 8.2i. This paper describes the detailed implementation of RSA encryption/decryption algorithm on FPGA using 32 bits key size.

Keywords: 

Cryptography, FPGA, RSA, VHDL.

1. Introduction
2. Cryptographic Algorithm
3. Rsa Algorithm
4. Hardware and Software Specification
5. Impementation of Rsa Algorithm on Fpga
6. Results
7. Conclusions
Acknowledgment
  References

[1] S.N. Kumar, Review on network security and cryptography, 2015, International transaction of electrical and computer engineers system, vol. 3, no. 1, pp. 1-11. Available: http://pubs.sciepub.com/iteces/3/1/1

[2] S. Kashyap, E.N. Madan. (2015, Apr). A review on network security and cryptographic algorithm, 2015, International Journal of Advanced Research in Computer Science and Software Engineering, vol. 5, no. 4, pp. 1414-1418. Available:https://www.ijarcsse.com/docs/papers/Volume_5/4_April2015/V5I4-0249.pdf

[3] S. Karthik, A. Muruganandam, Data encryption and decryption by using triple DES and performance analysis of crypto system, 2014, International Journal of Scientific Engineering and Research (IJSER), vol. 2, no. 11, pp. 2347-3878. Available: http://www.ijser.in/archives/v2i11/SjIwMTM0MDM=.pdf

[4] D. Pointcheval, Assymetric cryptography and practical security, 2002, Journal of Telecommunications and Information Technology, vol. 4, pp. 2-26. Available: http://www.di.ens.fr/users/pointche/Documents/Papers/2002_jtit.pdf

[5] Saranya, Vinothini, Vasumathi, A study on RSA algorithm for cryptography, 2004, International Journal of Computer Science and Information Technologies, vol. 5, no. 4, pp. 5708709. Available:http://ijcsit.com/docs/Volume%205/vol5issue04/ijcsit20140504192.pdf

[6] Y.G. Nentawe, Data encryption and decryption using RSA algorithm in a network environment, 2013, International Journal of Computer Science and Network Security, vol. 13, no. 7, pp. 9-13. Available: http://paper.ijcsns.org/07_book/201307/20130702.pdf

[7] I. Jahan, M. Asif, L.J. Rozario, Improved RSA cryptosystem based on the study of number theory and public key cryptosystem, 2015, American Journal of Engineering Research (AJER), vol. 4, no. 1, pp. 143-149. Available: http://www.ajer.org/papers/v4(01)/S040101430149.pdf

[8] S. Kilts, Architecting speed, 2007, Advanced FPGA design, Architecture, Implementation, and Optimization, Hoboken, New Jersey: John Wiley & Sons Inc., ch. 1, pp. 2-16.

[9] A.R. Landge, A.H. Ansari, RSA algorithm realization on FPGA, 2013, International Journal of Advanced Research in Computer Engineering & Technology(IJARCET), vol. 2, no. 7, pp. 2323-2327. Available: http://ijarcet.org/wp-content/uploads/IJARCET-VOL-2-ISSUE-7-2323-2327.pdf 

[10] R. Behera, P. Abhisek, FPGA implantation of RSA algorithm and to develop a crypto based security system, M.S. thesis, Dept. Electronics & Communication Engg, National Institute of Technology, Rourkela, India, 2012-2013.

[11] A. Thobbi, S. Dhage, P. Jadhav, A. Chandrachood, Implantation of RSA encryption algorithm in FPGA, 2015, American Journal of Engineering Research, vol. 4, no. 6, pp. 144-151. Available: http://www.ajer.org/papers/v4(06)/Q04601440151.pdf

[12] S.K. Sahu, M. Pradhan, FPGA implementation of RSA encryption system, 2011, International Journal of Computer Application, vol. 19, no. 9, pp. 10-12. Available: http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.206.3453&rep=rep1&type=pdf

[13] A.S. Tahir, Design and implementation of RSA algorithm using FPGA, 2015, International Journal of Computer & Technology, vol. 14, no. 12, pp. 6361-6366. Available: https://www.researchgate.net/publication/282249995_Design_and_Implementation_of_RSA_Algorithm_using_FPGA

[14] K. Shehata, H. Hussien, S. Yehia, FPGA implementation of RSA encryption algorithm for e-passport application, 2014, International Journal of Computer, Electrical, Automation, Control and Information Engineering, vol. 8, no. 1, pp. 82-85. Available: http://waset.org/publications/9997304/fpga-implementation-of-rsa-encryption-algorithm-for-e-passport-application

[15] V. Garg, V.A. Chalams. Architectural analysis of RSA crypto system on FPGA, 2011, International Journal of Computer Applications, vol. 26, no. 8, pp. 32-34. Available: https://pdfs.semanticscholar.org/b8d8/16642aa0d09730994236a31d50f834bd4598.pdf