



## Comprehensive Analysis of Sliding Mode Control for Multicell Converter-Based STATCOM Used in Power Distribution Systems

Soltane Belakehal<sup>1</sup>, Mohamed Lamine Srief<sup>\*1</sup>

Department of Electrical Engineering, Laboratory of Electrical Engineering - Constantine LGEC, Mentouri Brothers University, Constantine 25000, Algeria

Corresponding Author Email: [mohamedlamine.srief@doc.umc.edu.dz](mailto:mohamedlamine.srief@doc.umc.edu.dz)

Copyright: ©2025 The authors. This article is published by IIETA and is licensed under the CC BY 4.0 license (<http://creativecommons.org/licenses/by/4.0/>).

<https://doi.org/10.18280/jesa.581110>

**Received:** 2 September 2025

**Revised:** 22 October 2025

**Accepted:** 20 November 2025

**Available online:** 30 November 2025

**Keywords:**

*FCMC, SMC, FACTS, STATCOMS, sliding mode control, PS-PWM, modeling, control*

### ABSTRACT

The present article focuses on the effectiveness of the synchronous static compensator (STATCOM) based on a seven-level multi-cell converter (in Flying capacitor series or stacked), with sliding mode control, for reactive power compensation, power factor correction, and elimination of voltage dips and surges in distribution networks. The utilization of multi-cell converters confers several advantages, including the capacity to augment the number of output voltage levels, mitigate voltage stresses on the power switches, and enhance the harmonic content of the output voltage. This, in turn, facilitates the generation of high-quality waveforms. Furthermore, the sliding mode control method, which has gained renown for its speed and robustness, serves to enhance the dynamic performance of the distribution network. The STATCOM model with the proposed control was simulated under the MATLAB/Simulink environment for a range of case studies. The simulation results obtained demonstrate the capability of the proposed control system to stabilize the voltage at the Point of Common Coupling (PCC). Furthermore, the system has been shown to compensate for reactive energy and enhance the power factor by acting on the reactive energy it supplies or absorbs.

### 1. INTRODUCTION

In the contemporary context of electrical power distribution and transmission networks, a multitude of power quality issues have been identified, including but not limited to low power factor, voltage dips and surges, harmonic distortion, unbalanced voltages, reactive and active power control, and optimal power flow. These issues are attributed to various factors, such as non-linear loads, unbalanced loads, internal faults, and external disturbances [1, 2]. In the face of mounting demand for power transmission capacity, the construction of new transmission lines has been identified as a potential solution. Nevertheless, this solution is frequently impractical and economically unviable [3]. Furthermore, conventional control methodologies, such as electromechanical devices (e.g. choke coils, circuit-breaker switched capacitors or phase-shifting transformers), have been employed. However, conventional solutions have been shown to become inefficient and too slow to respond adequately to the rapid disturbances occurring in power systems [4].

In order to respond effectively to the challenges posed by reactive power flows and dynamic disturbances in electricity networks, flexible alternating current transmission systems (FACTS) have been developed. These devices facilitate the flexible and rapid management of network parameters, thereby enhancing stability, transmission capacity, and the quality of the power supply. These static devices, which are

based on power electronics, are designed to provide effective control of power flow in electricity networks. The primary function of these components is to ensure that voltage remains within the authorized limits. They also serve to minimize energy losses and enhance the transfer capacity of existing transmission lines. Furthermore, they make a significant contribution to supporting network stability and maintaining normal operation [5, 6].

FACTS systems can connect to the network in a series, shunt, or combined series-series or series-shunt configuration. The nature of their connection dictates the behavior of these system components. In the case of a parallel connection, they act as current sources, whereas in a series connection, they function as voltage sources. In a passive state, these systems exchange solely reactive energy with the network, thereby assuming behavior akin to impedances [3, 6-8]. Conversely, during periods of activity, these devices have the capacity to exchange both active and reactive energy with the network [6, 7]. Depending on the power component used, FACTS systems are classified into two generations according to their technological characteristics. The first generation is based on the use of Thyristor converters, such as the Static Var Compensator (SVC), the Thyristor Controlled Series Compensator (TCSC), the Thyristor Controlled Series Reactor (TCSR) and the TSSC. The second generation employs voltage source converters (VSCs), incorporating more sophisticated devices such as the Unified Power Flow Controller (UPFC), the

Static Synchronous Compensator (STATCOM) and the Synchronous Series Static Compensator (SSSC) [2, 9, 10]. It is evident that among the most widely utilized FACTS compensators, the STATCOM equipped with a voltage source converter is held in high esteem by researchers on account of its considerable flexibility and ease of control [10]. In modern power systems, reactive power compensation enhances voltage support and improves power factor [11]. In recent years, multilevel converters have increasingly replaced conventional two-level STATCOM converters [12].

These multilevel STATCOMs are widely adopted due to their significant advantages, including a substantial reduction in output voltage THD (Total Harmonic Distortion), increased efficiency, and improved power quality.

Multilevel STATCOMs are widely adopted because they offer significant advantages, such as reduction of output voltage THD, higher efficiency, improved power quality, lower converter losses, and decreased electromagnetic interference resulting from reduced  $dv/dt$  in the system [13].

In the context of STATCOM applications, two fundamental topologies of multilevel converters are predominantly employed: the Neutral Point Clamped converter (NPC) topology and the Cascaded H-Bridge (CHB) [14]. However, as the number of voltage levels increases, these topologies necessitate the use of a greater number of capacitors and power elements. Multi-level NPC converters necessitate a substantial quantity of clamping diodes and intricate control mechanisms to regulate the voltage of the DC link capacitors. In a similar manner, CHB converters necessitate isolated transformer windings, a feature which complicates the process of energy recovery [15]. In addition to the two classic multilevel converter topologies, other classic multilevel structures, such as the series multi-cell converter with floating capacitors, present many interesting properties for STATCOM applications. These include their ability to operate without a transformer, reduce voltage stresses on power components and the ability to naturally maintain floating capacitor voltages at their target operating levels [16]. Another option that merits consideration is the stacked multicell converter (SMC). The stacked multicell topology (SMC) was proposed in 2001 [17].

This converter is an improved version of the series multicellular converter, characterized by multiple cells and stages. Its topology enables the generation of numerous voltage levels across several switches, reducing both capacitor nominal voltage and switches [18, 19]. The lower energy stored in the capacitors allows the use of smaller, lower-power devices, thereby reducing costs and space requirements. Moreover, this topology increases the number of possible combinations required to achieve a given voltage level, thus introducing beneficial redundancy [20].

The employment of forced-switching static converters necessitates the utilisation of sophisticated control methodologies to enhance their performance across diverse operating modes. In this context, a robust non-linear control technique based on the sliding mode method is proposed. This technique ensures that the control system performs optimally in terms of stability and reference tracking, despite uncertainties in the parameters and environmental disturbances [21]. The model delineates two distinct phases: the approach phase and the slip phase [22]. The sliding mode control theory postulates the delineation of an imaginary slip surface, along which error signals are compelled to evolve, thereby ensuring that the system dynamics or state


trajectories adhere to the stipulated references [21]. Moreover, it has been demonstrated that the system's simplified structure renders it a suitable replacement for the conventional proportional integral (PI) controller. The determination of PI controller gains becomes redundant, harmonics are reduced, and the system demonstrates robustness to large load variations.

In this paper, a sliding mode control for a seven-level STATCOM is proposed. This control is based on a multi-cell converter (Flying capacitor series or stacked) and is designed to compensate for disturbances (voltage dips, overvoltage and load variation) in a distribution network. The control method under discussion facilitates the provision or absorption of reactive power by STATCOM. This, in turn, ensures the stabilization of the voltage profile at the Point of Common Coupling (PCC). This process serves to mitigate fluctuations between the source-side voltage and the load-side voltage, with the objective of attaining a power factor that approximates unity. A series of simulation studies was conducted utilizing the MATLAB/Simulink platform. The outcomes of these studies are presented herein in order to validate the proposed topology and the associated control method.

## 2. SYSTEM DESCRIPTION

### 2.1 System configuration

The system under scrutiny is depicted by the equivalent circuit in Figure 1. The circuit under consideration consists of a three-phase voltage source, developed and built to simulate two types of voltage disturbance (dips and surges) at the PCC, linear loads or non-linear loads, and a multi-cell STATCOM compensator. The compensator is constituted by a multi-cell converter (Flying capacitor series or stacked) connected to the mains using a three-phase inductor with an internal resistor, and high-capacity capacitors connected to the DC link.



**Figure 1.** The schematic structure of a STATCOM with a multilevel converter

The STATCOM regulates the voltage at the PCC by injecting reactive power. The amplitude of the converter's

output voltage is synchronized with the network voltage control this exchange. When the voltage difference becomes zero, no current flows through the inductor, and thus no reactive power is exchanged. In instances where this value is less than  $V_s$ , the STATCOM functions in an inductive manner, thereby absorbing reactive power from the mains. Conversely, if the voltage exceeds the threshold, the inverter transitions into capacitive mode, thereby injecting reactive power into the network [23, 24].

## 2.2 Mathematical model of STATCOM

Figure 1 shows the schematic circuit of the STATCOM with the multicell converter.

In this power system,  $V_{sabc}$ ,  $V_{cabc}$  and  $I_{cabc}$  represent, respectively, the three-phase network voltages at the PCC, the three-phase voltages at the converter output, and the three-phase output currents of the STATCOM. Additionally,  $L$  is the coupling filter inductance of each arm, and  $R$  is the resistance in series with the sum of the coupling filter winding's resistance losses and the conduction losses of the converter.

The instantaneous voltage per phase at the PCC is given by:

$$V_{sa} = V_M \cos(\omega t) \quad (1)$$

$$V_{sb} = V_M \cos(\omega t - 2\pi/3) \quad (2)$$

$$V_{sc} = V_M \cos(\omega t - 4\pi/3) \quad (3)$$

According to Kirchhoff's law of voltages, the relationship between the voltage at the PCC, the converter output voltage, and the currents is as follows [3, 24, 25]:

$$V_{sabc} = V_{cabc} + RI_{cabc} + L \frac{dI_{cabc}}{dt} \quad (4)$$

Using the Park transformation (abc-dq), Eq. (4) can be rewritten as follows:

$$V_d = V_{cd} + RI_d + L \frac{dI_d}{dt} - L\omega I_q \quad (5)$$

$$V_q = V_{cq} + RI_q + L \frac{dI_q}{dt} + L\omega I_d \quad (6)$$

where,  $I_d$  and  $I_q$  the d- and q-axis currents corresponding to  $I_{ca}$ ,  $I_{cb}$  and  $I_{cc}$ ;  $\omega$  is the synchronized angular velocity of rotation of the voltage vector;  $V_d$  and  $V_q$  represent the d- and q-axis voltages corresponding to  $V_{sa}$ ,  $V_{sb}$  and  $V_{sc}$ .

According to the instantaneous power theory, the active and reactive power exchanged between the network and the STATCOM can be calculated in the d-q reference frame as follows:

$$P = \frac{3}{2} (V_d I_d + V_q I_q) \quad (7)$$

$$Q = \frac{3}{2} (V_q I_d - V_d I_q) \quad (8)$$

In the synchronized rotary reference frame,  $V_s = V_d$  and  $V_q = 0$ , the instantaneous active and reactive powers can be

written as follows:

$$P = \frac{3}{2} V_d I_d \quad (9)$$

$$Q = -\frac{3}{2} V_d I_q \quad (10)$$

## 2.3 Multicell converters model

### 2.3.1 Flying capacitor multicell converter model

The Flying capacitor multicell structure is made up of a series of complementary switches, known as cells, with floating voltage sources between them, using capacitors. Each phase consists of  $p$  switching cells, separated from each other by  $(p - 1)$  floating capacitors.

Each cell has two bidirectional switches (an Insulated Gate Bipolar Transistor (IGBT) with an antiparallel diode), controlled in a complementary manner to avoid short-circuiting the voltage sources. There are  $(p + 1)$  voltage levels available at the output of each arm, depending on the binary states of each cell [26-29].

The binary state  $S_{ki}$  of the switching cell  $i$  ( $i = 1, 2, 3, \dots, p$ ) of arm  $k$  ( $k = a, b, c$ ) corresponds to the state of the top switch in the cell: 1 for the closed state, 0 for the open state.

The output voltage of the inverter can be expressed as a function of the control commands  $S_{ki}$ :

$$V_{ko} = \frac{V_{dc}}{p} \left( \sum_{i=1}^p S_{ki} - \frac{p}{2} \right) \quad (11)$$

At steady state, the cell voltages are equal:

$$V_{cellki} = V_{dc}/p \quad (12)$$

This condition holds when the voltage across each cell's floating capacitors satisfies the following equation:

$$V_{Cki} = \frac{i \times V_{dc}}{p} \quad (13)$$

With  $p$  switching cells, the serial multistage converter generates a number of output levels  $N$  such that:

$$N = p + 1 \quad (14)$$

Table 1 presents the per-phase characteristic quantities of the  $p$  switching cells.

**Table 1.** Definition of the per-phase characteristic parameters of the Flying Capacitor Multicell Converter (FCMC)

<b>Number of associated cells</b>	$p$
<b>Number of associated capacitors</b>	$p - 1$
<b>Number of possible states</b>	$2^p$
<b>Number of output voltage levels</b>	$p + 1$
<b>Main supply voltage value</b>	$V_{dc}$
<b>Cell voltage source value <math>i</math></b>	$(i \times V_{dc})/p$

In the special case where  $p = 6$  cells, this converter is called a seven-level multicell series converter. Figure 2 shows the structure of one arm of this converter, made up of twelve switches forming six series switching cells and five

floating capacitors. The input DC bus includes two capacitors (C1 and C2) connected in series, form a midpoint denoted as (O).

The output voltages of the converter measured with respect to the neutral point (O) of the DC bus, can be expressed by the following equation [29]:

$$V_{kO} = (S_{k6} - 0.5) \times V_{dc} + (S_{k5} - S_{k6}) \times V_{ck5} + (S_{k4} - S_{k5}) \times V_{ck4} + (S_{k3} - S_{k4}) \times V_{ck3} + (S_{k2} - S_{k3}) \times V_{ck2} + (S_{k1} - S_{k2}) \times V_{ck1} \quad (15)$$

For a balanced three-phase system, the sum of the three phase voltages is zero;

$$V_{ca} + V_{cb} + V_{cc} = 0 \quad (16)$$




Figure 2. Configuration of seven-level flying capacitor multicell converter




Figure 3. Configuration of seven-level SMC

### 2.3.2 SMC model

The SMC is a hybrid association of elementary switching cells [15, 18, 30-31]. The  $(p \times n + 1)$  level SMC  $p \times n$  converter is composed of  $(2 \times p \times n)$  bidirectional switches (IGBT, with an antiparallel diode) forming  $p$  cells and  $n$  stages, i.e.,  $n \times p$  nested switching cells and  $(p - 1) \times n$  floating capacitors. Each switching cell consists of two pairs of switching transistors  $S_{kij}$  and  $\bar{S}_{kij}$ , where the subscript  $k = a, b, c$  is used for phase identification, and  $i, j$  designate the number of the switch corresponding to a particular cell, with  $i = 1, 2, 3$  for the cell and  $j = 1, 2$  for the stage.

Switch control functions can take two values  $S_{kij} = 1$ ;  $S_{kij} = 0$ , where 0 and 1 correspond to the switch being off and on respectively. The pairs of switches in each phase arm operate in a complementary manner.

Each voltage across these floating capacitors is then equal to:

The relationship between the voltages  $V_{ck}$  and  $V_{kO}$  is given by Eq. (17):

$$V_{ck} = V_{kO} - V_{no} \quad (17)$$

$$\text{Avec: } V_{no} = (V_{ao} + V_{bo} + V_{co})/3 \quad (18)$$

From Eq. (17), we express  $V_{ca}$ ,  $V_{cb}$  and  $V_{cc}$  as a function of  $V_{ao}$ ,  $V_{bo}$  and  $V_{co}$ :

$$\begin{bmatrix} V_{ca} \\ V_{cb} \\ V_{cc} \end{bmatrix} = \frac{1}{3} \begin{bmatrix} 2 & -1 & -1 \\ -1 & 2 & -1 \\ -1 & -1 & 2 \end{bmatrix} \times \begin{bmatrix} V_{ao} \\ V_{bo} \\ V_{co} \end{bmatrix} \quad (19)$$

where,  $V_{ao}$ ,  $V_{bo}$  and  $V_{co}$  determined by Eq. (15).

$$V_{ckij} = \frac{i \times V_{dc}}{n \times p} \quad (20)$$

With  $V_{dc}$  the input voltage of the converter.

The previous method can be generalized to a SMC  $p \times n$  converter. The characteristic quantities per phase of this converter are defined in Table 2.

Table 2. Definition of the per-phase characteristic parameters of the SMC  $p \times n$

Number of associated cells	$p$
Number of associated stages	$n$
Number of associated capacitors	$(p - 1) \times n$
Number of possible states	$(n + 1)^p$
Number of output voltage levels	$(p \times n) + 1$
Value of main supply voltage	$V_{dc}$
Value of cell voltage source $i$	$(i \times V_{dc})/(n \times p)$

In the special case where  $p = 3$  cells and  $n = 2$  stages.

This converter is called  $C\ 3 \times 2$ . Figure 3 shows the structure of one arm of the seven-stage  $SMC\ 3 \times 2$  converter. It consists of eleven switches forming six nested switching cells and four floating capacitors. The upper and lower floating capacitors in each phase  $C_{k11}$ ,  $C_{k12}$ ,  $C_{k21}$  and  $C_{k22}$ , as well as the DC bus capacitors  $C1$  and  $C2$ , play an essential role in this system. The input DC bus is composed of two capacitors ( $C1$  and  $C2$ ) connected in series, forming a midpoint referred to as (O).

The output voltages of the converter, measured with respect to the neutral point (O) of the DC bus, are estimated using the following equation [18]:

$$\begin{aligned} V_{ko} = & (S_{k11} - S_{k12}) \times V_{Ck11} + S_{k13} \times (V_{dc}/2) \\ & + (S_{k12} - S_{k13}) \times V_{Ck12} + (S_{k21} - S_{k22}) \times V_{Ck21} \\ & + (S_{k22} - S_{k23}) \times V_{Ck22} - (1 - S_{k23}) \times (V_{dc}/2) \end{aligned} \quad (21)$$

The relationship of the converter output voltages  $V_{ck}$ , ( $k=a, b, c$ ), to the voltages  $V_{ko}$  given by Eq. (19).


### 3. STATCOM CONTROL STRATEGY

The overall block diagram of the STATCOM control strategy using the sliding mode approach is shown in Figure 4 [32, 33]. The synchronous  $dq$  frame transformation is used to convert time-varying voltage and current parameters into continuous quantities. To determine the phase of the grid voltage ( $\theta$ ), a Phase Locked Loop ( $PLL$ ) is used. This simplifies the implementation of conventional proportional-integrator (PI) controllers. The overall control consists of three parts:  $dq$  reference current generation, internal current control and Pulse-Width Modulation (PWM) generator. In the first part, through Park transformation, the output compensation currents  $I_{cabc}$  are converted into two components: the active component  $I_d$  and the reactive component  $I_q$ . Similarly, through Park transformation, the grid voltage at the PCC  $V_{sabc}$  is converted into  $V_d$  and  $V_q$ . The variable  $V_{rms}$  represents the measured magnitude of the AC voltage at the PCC, calculated from the  $V_d$  and  $V_q$  components of the three-phase voltage vector, as  $V_{rms} = \sqrt{V_d^2 + V_q^2}$ .

The error signal between the measured root mean square (RMS) value of the AC voltage  $V_{rms}$  and the reference value of the RMS AC voltage  $V_{rmsref}$  is transmitted to a PI regulator, which generates a reference current  $I_{qref}$ . Similarly, the DC bus reference voltage  $V_{dcref}$ , is compared with the measured DC side voltage  $V_{dc}$ , and the resulting error is passed to the PI controller to generate the reference current  $I_{dref}$  [22, 25, 32, 33].

The second part, namely the internal current loop, takes the phase voltages, phase currents, and DC bus voltage as input to generate the reference voltage values using sliding mode control.

The configuration of sliding mode control encompasses two distinct phases. Primarily, the establishment of a sliding surface is requisite, subsequently accompanied by the determination of an opposite control law based on the system's dynamic equations. The process commences from an imposed initial condition, follows the state trajectory towards the sliding surface, and then asymptotically tends towards an equilibrium point.



**Figure 4.** Block diagram of the control system for the multicell converter-based STATCOM

In the control strategy, STATCOM is driven using sliding mode control to regulate the STATCOM currents ( $I_d$  and  $I_q$ ) [22, 34].

The following equation is to be considered:

$$V_d = V_{cd} + RI_d + L \frac{dI_d}{dt} - \omega LI_q \quad (22)$$

$$V_q = V_{cq} + RI_q + L \frac{dI_q}{dt} + \omega LI_d \quad (23)$$

The equations of state (24) and (25) are expressed as follows:

$$\frac{dI_d}{dt} = -\frac{R}{L}I_d - \frac{1}{L}V_{cd} + \omega I_q + \frac{1}{L}V_d \quad (24)$$

$$\frac{dI_q}{dt} = -\frac{R}{L}I_q - \frac{1}{L}V_{cq} - \omega I_d + \frac{1}{L}V_q \quad (25)$$

With:

$$V_d = V_{d\_eq} + V_{dcr} \quad (26)$$

$$V_q = V_{q\_eq} + V_{qcr} \quad (27)$$

The implementation of sliding mode control is initiated by the selection of sliding surfaces:

$$S_d = I_{dref} - I_d \quad (28)$$

$$S_q = I_{qref} - I_q \quad (29)$$

After derivation, we obtain:

$$\begin{aligned} \dot{S}_d = & I_{dref} - I_d = I_{dref} + \frac{R}{L}I_d \\ & - \omega I_q + \frac{1}{L}V_{cd} - \frac{1}{L}V_d \end{aligned} \quad (30)$$

$$\dot{S}_q = I_{qref} - I_q = I_{qref} + \frac{R}{L}I_q + \omega I_d + \frac{1}{L}V_{cq} - \frac{1}{L}V_q \quad (31)$$

And to check Lyapunov stability criterion  $\dot{S}_i \times S_i < 0$  we must have:

$$\dot{S}_d = -k_d \times \text{sign}(S_d) \quad (32)$$

$$\dot{S}_q = -k_q \times \text{sign}(S_q) \quad (33)$$

where,  $k_d$ ,  $k_q$  are design parameters chosen according to the desired performance in closed loop.

$$\dot{I}_{dref} + \frac{R}{L}I_d - \omega I_q + \frac{1}{L}V_{cd} - \frac{1}{L}V_d = -k_d \times \text{sign}(S_d) \quad (34)$$

$$\dot{I}_{qref} + \frac{R}{L}I_q + \omega I_d + \frac{1}{L}V_{cq} - \frac{1}{L}V_q = -k_q \times \text{sign}(S_q) \quad (35)$$

This gives us the following expression for the  $V_d$  and  $V_q$  commands:

$$L\dot{I}_{dref} + RI_d - \omega LI_q + V_{cd} + L \times k_d \times \text{sign}(S_d) = V_d = V_{d\_eq} + V_{dcr} \quad (36)$$

$$L\dot{I}_{qref} + RI_q + \omega LI_d + V_{cq} + L \times k_q \times \text{sign}(S_q) = V_q = V_{q\_eq} + V_{qcr} \quad (37)$$

We obtain the following order and correction terms:

- Equivalent commands terms

$$V_{d\_eq} = L\dot{I}_{dref} + RI_d - \omega LI_q + V_{cd} \quad (38)$$

$$V_{q\_eq} = L\dot{I}_{qref} + RI_q + \omega LI_d + V_{cq} \quad (39)$$

- Correction terms

$$V_{cd} = L \times k_d \times \text{sign}(S_d) \quad (40)$$

$$V_{cq} = L \times k_q \times \text{sign}(S_q) \quad (41)$$

In the practical implementation using MATLAB/Simulink, the chattering phenomenon was mitigated by replacing the discontinuous sign (S) function with the Saturation block. This modification provides a smoother control action around the sliding surface while preserving the robustness and stability of the sliding mode control controller.


Once you have completed the third part, you will receive the control laws that have been generated from the sliding mode design  $V_{dref}$  and  $V_{qref}$ . These will then be transformed into the stationary reference frame (a, b, c) and compared with triangular carriers, in order to generate the control pulses for the converter semiconductors.

A wide range of modulation strategies are at your disposal. Please note that some of these can be adapted to all types of multilevel converters, while others are specific to a given converter structure. In this study, we utilize the Phase-Shifted Pulse-Width Modulation (PS-PWM) technique to generate the control pulses. This method is straightforward to implement in comparison with other PWM techniques, and it achieves a low level of total harmonic distortion (THD) in the converter output voltage, whatever the value of the modulation index, while naturally ensuring voltage balancing [35, 36].

In multicell converters such as FCMC and SMC, each PS-PWM carrier signal is associated with a specific power cell or pair of switches.

In the case of a general seven-level FCMC, control is


achieved using a global modulating signal and a set of carriers, offset from each other by an angle of  $\pi/3$  as shown in Figure 5. Figure 6 shows a sinusoidal reference signal and the carriers used in PS-PWM modulation applied to a seven-level FCMC. In this converter, PS-PWM requires six carrier signals of equal amplitude and frequency, oscillating between +1 and -1, and phase-shifted with respect to each other by a constant angle  $\pi/3$  between consecutive carriers. A sinusoidal reference signal, normalized to the interval [-1, 1] in linear modulation mode, is compared with these six carriers to generate the control pulses. Each comparison provides a binary output: equal to 1 when the reference signal is exceeds or equal the carrier signal, and 0 otherwise [18, 37].




**Figure 5.** Schematic diagram of the PS-PWM control of a flying capacitor multicell converter

Thus, SMC control is achieved using a global modulating signal and two sets of carrier signals offset from each other by an angle of  $2\pi/3$ , as shown in Figure 7. Figure 8 shows a sinusoidal reference signal and the carriers used in PS-PWM modulation for a seven-level SMC.


In this converter, PS-PWM requires six carrier signals. The three upper carriers, which oscillate between 0 and 1, are phase-shifted by a constant angle of  $2\pi/3$  between consecutive carriers and are compared with the reference signal, normalized to the interval [-1, 1], in order to generate the control pulses for the first-stage cells. At the same time, the three lower carriers, which oscillate between 0 and -1, are also phase-shifted by an identical angle of  $2\pi/3$  between consecutive carriers and compared with the same reference signal to produce the control signals for the second-stage cells. Each comparison produces a binary output: 1 if the reference signal is greater than or equal to the carrier signal, and 0 otherwise [18, 29, 30, 38].



**Figure 6.** PS-PWM and states of power switches for 7-level FCMC



**Figure 7.** Schematic diagram of the PS-PWM control of a SMC



**Figure 8.** PS-PWM and states of power switches for 7-level SMC

#### 4. SIMULATIONS AND RESULTS ANALYSIS

In order to demonstrate the performance of the STATCOM in reactive power compensation, power factor improvement, and voltage regulation in low-voltage distribution networks, simulations were carried out using series multicell converters with floating capacitance or stacked multicell converters, based on sliding-mode control.


In order to achieve this end, the results of the simulation will be presented, including voltage dips and over voltages, at the source in symmetrical form, as well as the connection of additional balanced inductive or capacitive loads. The system under consideration is simulated in MATLAB/Simulink, with the following model parameters for STATCOM being of particular note [39]: The expected reactive power compensation capacity is  $\pm 100 \text{ kVar}$ ; the power network operates at  $381 \text{ V}$ ,  $2 \text{ MVA}$ ,  $50 \text{ Hz}$ , the Source resistance is  $R_s = 7.3 \text{ m}\Omega$ , the source inductance is  $L_s = 0.23 \text{ mH}$ , the coupling inductance  $L = 0.7 \text{ mH}$ ; capacitor filter  $C = 4.5 \text{ mF}$  the DC bus capacitors  $C = 4000 \mu\text{F}$ ; and the reference voltage on the DC side  $V_{dcref} = 750 \text{ V}$ . The model incorporates three distinct categories of load: A fixed load of  $100 \text{ kW}$ , and two dynamic loads of  $+50 \text{ kVar}$  and

$-50 \text{ kVar}$ . The sampling frequency of the PS-PWM has been set to  $2 \text{ kHz}$ .

#### Case 1: Performance evaluation under voltage Sag/swell of main source

In this case, the source voltage exhibited symmetrical overvoltages of 6% with respect to nominal voltage during the interval from  $0.1 \text{ s}$  to  $0.22 \text{ s}$ , followed by symmetrical voltage dips of 6% with respect to nominal voltage during the interval from  $0.32 \text{ s}$  to  $0.42 \text{ s}$ .


As illustrated in Figure 9, the root mean square (RMS) voltage per phase  $V_{sa}$  at the common connection point (PCC) of the network is depicted in the absence of STATCOM. As demonstrated by the figure, the voltage amplitude at the PCC exhibits an increase of 6% compared with the fundamental voltage during the interval spanning from  $0.1 \text{ s}$  to  $0.22 \text{ s}$ . Subsequently, a reduction of 6% in the voltage amplitude at the PCC is observed during the subsequent interval from  $0.32 \text{ s}$  to  $0.42 \text{ s}$ , in comparison with the fundamental voltage.



**Figure 9.** RMS voltage phase at PCC without STATCOM under voltage sag/swell

Figure 10 illustrates the three-phase voltage at the PCC without the STATCOM, showing the variation in the source voltage.

Figure 11 shows the RMS voltage per phase  $V_{sa}$  at the PCC with STATCOM. As can be seen, the STATCOM compensator with the proposed control adequately and effectively corrects the voltage drop and voltage dip created at the PCC, with remarkable performance.




**Figure 10.** 3-phase voltage (abc) at PCC without STATCOM under voltage sag/swell


Figure 12 shows STATCOM's behavior in terms of reactive power injection into the grid at the PCC. It can be seen that STATCOM supplies reactive power during the interval  $0.1 \text{ s}$  to  $0.22 \text{ s}$  and absorbs reactive power during the interval  $0.32 \text{ s}$  to  $0.42 \text{ s}$ . This exchange of reactive power is

controlled by the amplitude of the voltage produced at the converter output  $V_c$ , which is in phase with the grid voltage  $V_s$ . During the interval 0.1 s to 0.22 s, when the voltage  $V_s$  is lower than  $V_c$ , the STATCOM supplies reactive power at the PCC of the network. In this operating condition, the compensator operates in capacitive mode, and the compensator current  $I_c$  leads the voltage at the PCC  $V_s$  by  $\pi/2$ . In the interval 0.32 s to 0.42 s, when the voltage  $V_s$  is greater than  $V_c$ , the STATCOM absorbs a quantity of reactive power; in this case, the compensator operates in inductive mode, and the compensator current  $I_c$  lags the voltage  $V_s$  by  $\pi/2$ , as shown in Figure 13.



Figure 14 shows the three-phase voltages ( $V_{sabc}$ ) at the PCC with STATCOM action as the source voltage varies. It can be seen that the voltage waveforms reach the desired values.




**Figure 11.** RMS voltage phase at PCC with STATCOM under voltage sag/swell



**Figure 12.** Reactive power injected or absorbed by the STATCOM under voltage sag/swell conditions



**Figure 13.** Phase voltage at PCC and STATCOM current under voltage sag/swell conditions



**Figure 14.** 3-phase voltage (abc) at PCC with STATCOM under voltage sag/swell conditions

As illustrated in Figure 15, the STATCOM DC bus voltage is displayed. It is evident that the DC voltage regulation block is highly effective in maintaining a constant DC-side voltage, with a rapid response, minimal overshoot, and a reduced settling time.


Figure 16 shows the voltage ( $V_{cao}$ ) at the converter output between phase a and the midpoint O of the DC bus, which can assume seven possible values: 0,  $\pm 375$  V,  $\pm 250$  V and  $\pm 125$  V. Figure 17 shows the phase-to-phase voltage ( $V_{cab}$ ) at the converter output.

Figure 18 shows the harmonic spectrum obtained from the phase voltage ( $V_{sa}$ ) at the PCC, using the FFT block for the two STATCOM FCMC and STATCOM SMC structures when the source voltage varies. Table 3 shows the total harmonic distortion (THD) of the phase voltage ( $V_{sa}$ ) at the PCC for the two structures.


**Table 3.** Comparative analyses under voltage sag/swell

Phase Voltage $V_{sa}$	THD(%)	FD (V)
STATCOM-FCMC	5.12	310.1
STATCOM-SMC	4.31	310.2



From Table 3, we observe that the two structures yield almost identical fundamental voltage values. However, the STATCOM SMC structure provides better performance in terms of THD. Nevertheless, the THD values of both structures remain in compliance with the IEEE Std. 519-1992 [40].




**Figure 15.** STATCOM DC bus voltage under voltage sag/swell



**Figure 16.** Output voltage phase ( $V_{ca0}$ ) of the STATCOM converter under voltage sag/swell



**Figure 17.** Output voltage between phases of the STATCOM Converter ( $V_{cab}$ ) under voltage sag/swell




**Figure 18.** Harmonic spectrum of phase voltage at PCC ( $V_s$ ). under voltage sag/swell

### Case 2: Performance evaluation under balanced reactive load conditions


In this test scenario, the dynamic performance of the STATCOM with a balanced reactive load is illustrated. Figure 19 shows the evolution of the RMS voltage per phase  $V_{sa}$  at the PCC, without any STATCOM action, with the connection of balanced capacitive and inductive loads. As illustrated in Figure 19, the connection of balanced capacitive loads results in an approximately 5% in the PCC voltage above its nominal value during the interval from 0.1 s to 0.2 s. conversely, in the 0.3 s to 0.4 s interval, inductive loads cause a voltage dip, degrading the power quality of the network.

As illustrated in Figure 20, the three-phase voltages at the PCC are depicted in the absence of STATCOM, in scenarios where balanced capacitive and inductive loads are present. As illustrated in Figure 21, the voltage and current for each phase at the PCC are clearly displayed. It is evident that, during the interval from 0.1 s to 0.2 s, the current precedes the voltage by a specific angle, a consequence of the


integration of the capacitive load with the mains. Conversely, between 0.3 and 0.4 seconds, the current lags the voltage by an angle, a consequence of the inductive load's connection to the grid. It should be noted that the system power factor is not equal to 1.



**Figure 19.** RMS voltage phase at PCC without STATCOM under balanced reactive load conditions




**Figure 20.** 3-phase voltage (abc) at PCC without STATCOM under balanced reactive load conditions



**Figure 21.** Voltage and current of phase A at the PCC without STATCOM action under balanced reactive load conditions

To ensure stable and efficient operation of the network, the use of a STATCOM is therefore essential.


Figure 22 shows the evolution of the voltage per phase  $V_s$  at the PCC, with STATCOM action and the connection of balanced capacitive and inductive loads. It can be observed from this figure that the waveform of the RMS voltage per phase  $V_s$  at the PCC reaches its reference value, exhibiting a fast dynamic response, minimal overshoot, and reduced settling time.



**Figure 22.** RMS voltage phase at PCC with STATCOM under balanced reactive load conditions

Figure 23 shows the behavior of the STATCOM in terms of reactive power injection into the distribution network. It can be seen that STATCOM absorbs reactive power from the network during the 0.1 s to 0.2 s interval, to compensate for the overvoltage created by the capacitive loads, and injects reactive power into the network during the 0.3 s to 0.4 s interval, to compensate for the voltage dip created by the inductive load.

This transfer of reactive power occurs through the coupling leakage inductance, which helps smooth the compensator current  $I_c$ , lagging or leading the voltage  $V_s$  at the PCC, as shown in Figure 24.




**Figure 23.** Reactive power injected or absorbed by the STATCOM under balanced reactive load conditions


Figure 25 also shows the voltage  $V_s$  and current  $I_s$  of one phase at the PCC with the STATCOM in operation. It can be seen that the current  $I_s$  and voltage  $V_s$  are almost perfectly in phase, which means that a unity power factor has been achieved.

As demonstrated in Figure 26, the DC bus voltage is



shown when balanced, capacitive and inductive loads are connected. It is evident that the DC voltage control loop is demonstrating its efficacy in maintaining the DC-side voltage at a consistent level, with minimal fluctuations.




**Figure 24.** Source voltage and current of STATCOM output under balanced reactive load conditions



**Figure 25.** STATCOM DC bus voltage under balanced reactive load conditions



**Figure 26.** Voltage and current of phase a at the PCC with STATCOM action under balanced reactive load conditions



**Figure 27.** 3-phase voltage (abc) at PCC with STATCOM under balanced reactive load conditions

**Table 4.** Comparative analyses under balanced reactive load conditions

Voltage Vsan		
	THD(%)	FD(V)
STATCOM-FCMC	3.95	310.2
STATCOM-SMC	3.56	310.2

## 5. CONCLUSIONS

In this paper, a performance analysis of two seven-level multicell converter structures: the floating capacitor multicell converter (FCMC) and the SMC, has been presented in the context of STATCOM applications for a low-voltage network. Both structures are controlled by a sliding mode control strategy in order to enhance the dynamic performance of the STATCOM in terms of reactive power compensation, voltage regulation, and power factor improvement. A comprehensive mathematical model of the STATCOM system integrating both converters was developed to evaluate the impact of the compensators and the proposed control

strategies on the overall behavior of the electrical network. The PS-PWM modulation technique highlighted significant differences between the two structures in terms of configuration, performance, and control complexity. Simulation results obtained using MATLAB/Simulink demonstrated that both structures are capable of maintaining a stable voltage at the PCC with a fast dynamic response, through the rapid injection or absorption of reactive power, even under network disturbances such as load variations, voltage fluctuations, overvoltages, and voltage sags. In addition, the voltage THD obtained at the PCC, under different disturbance conditions, is well within the IEEE-519 standard (5%) for both structures, with the STATCOM structure based on an SMC offering better performance in terms of THD.

## REFERENCES

[1] Liu, X.D., Lv, J.L., Gao, C.Z., Chen, Z., Chen, S. (2016). A Novel STATCOM based on diode-clamped modular multilevel converters. *IEEE Transactions on Power Electronics*, 32(8): 5964-5977. <https://doi.org/10.1109/TPEL.2016.2616495>

[2] Sharma, S., Gupta, S., Zuhaiib, M., Bhuria, V., Malik, H., Almutairi, A. (2023). A comprehensive review on STATCOM: Paradigm of modeling, control, stability, optimal location, integration, application, and installation. *IEEE Access*, 12: 2701-2729. <https://doi.org/10.1109/ACCESS.2023.3345216>

[3] Freire, D.F.M., Caseiro, L.M.A., Mendes, A.M.S. (2019). Model predictive control of a five-level neutral-point-clamped STATCOM. In 2019 IEEE International Conference on Industrial Technology (ICIT), Melbourne, VIC, Australia, pp. 1482-1487. <https://doi.org/10.1109/ICIT.2019.8755208>

[4] Gholipour Shahraki, E. (2003). Contribution of the UPFC to the improvement of transient stability in power systems. Ph.D. thesis, Henri Poincaré University, Nancy I, France. <https://theses.fr/2003NAN10106>.

[5] Pires, V.F., Cordeiro, A., Foito, D., Silva, J.F. (2022). A multilevel converter topology for a STATCOM system based on four-leg two-level inverters and cascaded Scott transformers. *IEEE Transactions on Power Delivery*, 37(3): 1391-140. <https://doi.org/10.1109/TPWRD.2021.3086399>

[6] Shehata, A.A., Tolba, M.A., El-Rifaie, A.M., Korovkin, N.V. (2022). Power system operation enhancement using a new hybrid methodology for optimal allocation of FACTS devices. *Energy Reports*, 8: 217-238. <https://doi.org/10.1016/j.egyr.2021.11.241>

[7] Alajrash, B.H., Salem, M., Swadi, M., Senjuu, T., Kamarol, M., Motahhir, S. (2024). A comprehensive review of FACTS devices in modern power systems: Addressing power quality, optimal placement, and stability with renewable energy penetration. *Energy Reports*, 11: 5350-5371. <https://doi.org/10.1016/j.egyr.2024.05.011>

[8] Srief, M.L., Belakehal, S., Nemmour, A.L., Ghennai, M. (2024). A complete control structure based backstepping controller design for stacked multi-cell multi-level SPWM VSC STATCOM. *Energy Reports*, 12: 687-698. <https://doi.org/10.1016/j.egyr.2024.06.051>

[9] Asad, M., Faizan, M., Zanchetta, P., Sánchez- Fernández, J.Á. (2025). FACTS controllers' contribution for load frequency control, voltage stability and congestion management in deregulated power systems over time: A comprehensive review. *Applied Sciences*, 15(14): 8039. <https://doi.org/10.3390/app15148039>

[10] Hasanzadeh, S., Shojaeian, H.H., Mohsenzadeh, M.M., Heydarian-Foroushani, E., Alhelou, H.H., Siano, P. (2022). Power quality enhancement of the distribution network by multilevel STATCOM-compensated based on improved one-cycle controller. *IEEE Access*, 10: 50578-50587. <https://doi.org/10.1109/ACCESS.2022.3172144>

[11] Zhang, Y.L., Yuan, X.B., Wu, X.J., Yuan, Y.L., Zhou, J. (2020). Parallel implementation of model predictive control for multilevel cascaded H-bridge STATCOM with linear complexity. *IEEE Transactions on Industrial Electronics*, 67(2): 832-841. <https://doi.org/10.1109/TIE.2019.2901647>

[12] Kaymanesh, A., Chandra, A., Al-Haddad, K. (2021). Model predictive control of MPUC7-based STATCOM using autotuned weighting factors. *IEEE Transactions on Industrial Electronics*, 69(3): 2447-2458. <https://doi.org/10.1109/TIE.2021.3070502>

[13] Asoodar, M., Nahalparvari, M., Zhang, Y., Danielsson, C., Nee, H.P., Blaabjerg, F. (2023). Accurate condition monitoring of semiconductor devices in cascaded H-bridge modular multilevel converters. *IEEE Transactions on Power Electronics*, 38(3): 3870-3883. <https://doi.org/10.1109/TPEL.2022.3221285>

[14] Neyshabouri, Y., Chaudhary, S.K., Teodorescu, R., Sajadi, R., Iman-Eini, H. (2020). Improving the reactive current compensation capability of cascaded H-bridge based STATCOM under unbalanced grid voltage. *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 8(2): 1466-1476. <https://doi.org/10.1109/JESTPE.2019.2916571>

[15] Cheng, Q., Wang, C.C., Chen, Z. (2021). A dual modulation waveform PWM combined with phase-shifted carriers in stacked multicell converter. *IEEE Transactions on Power Electronics*, 36(12): 14456-14465. <https://doi.org/10.1109/TPEL.2021.3088463>

[16] Hosseini, H.S., Sadigh, A.K., Tabrizi, A.F., Gharehpetian, G. (2014). Flying capacitor multicell converter based DVR with energy minimized compensation strategy. In 2009 International Conference on Electrical and Electronics Engineering - ELECO 2009, Bursa, Turkey, pp. I-221-I-225. <https://doi.org/10.1109/ELECO.2009.5355373>

[17] Gateau, G., Meynard, T.A., Foch, H. (2001). Stacked multicell converter (SMC): Properties and design. In 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230), Vancouver, BC, Canada, pp. 1583-1588. <https://doi.org/10.1109/PESC.2001.954345>

[18] Lienhardt, A.M., Gateau, G., Meynard, T.A. (2005). Stacked multicell converter (SMC): Reconstruction of flying capacitor voltages. In 31st Annual Conference of IEEE Industrial Electronics Society, 2005. IECON 2005, Raleigh, NC, USA, pp. 6. <https://doi.org/10.1109/IECON.2005.1568988>

[19] Premkumar, T., Rashmi, M.R., Suresh, A., Warrier, R.D. (2017). Optimal voltage balancing method for reduced switching power losses in stacked multicell

converters. In 2017 International Conference on Information Communication and Embedded Systems (ICICES), Chennai, India, pp. 1-5. <https://doi.org/10.1109/ICICES.2017.8070780>

[20] Sadeghi, M., Nazarloo, A., Hossein Hosseini, S., Babaei, E. (2011). A new DSTATCOM topology based on stacked multicell converter. In 2011 2nd Power Electronics, Drive Systems and Technologies Conference, Tehran, Iran, pp. 205-210. <https://doi.org/10.1109/PEDSTC.2011.5742418>

[21] Babaie, M., Rahmani, Z., Rezaie, B. (2019). Designing a switching controller based on control performance assessment index and a fuzzy supervisor for perturbed discrete-time systems subject to uncertainty. Automatic Control and Computer Sciences, 53: 116-126. <https://doi.org/10.3103/S0146411619020020>

[22] Hamoud, F., Doumbia, M.L., Cheriti, A. (2014). Hybrid PI-sliding mode control of a voltage source. In 16th International Power Electronics and Motion Control Conference and Exposition, Antalya, Turkey, pp. 661-666. <https://doi.org/10.1109/EPEPEMC.2014.6980571>

[23] Mihalic, R., Eremia, M., Blazic, B. (2016). Advanced Solutions in Power Systems: HVDC, FACTS, and Artificial Intelligence. Wiley-IEEE Press. <https://doi.org/10.1002/9781119175391.ch8>

[24] Xu, Y., Li, F.X. (2014). Adaptive PI control of STATCOM for voltage regulation. IEEE Transactions on Power Delivery, 29(3): 1002-1011. <https://doi.org/10.1109/TPWRD.2013.2291576>

[25] Murugesan, K., Muthu, R. (2011). Modeling and simulation of DSTATCOM for voltage regulations. In 1st International Conference on Electrical Energy Systems, Chennai, India, pp. 1-5. <https://doi.org/10.1109/icees.2011.5727975>

[26] Bouarfa, A., Bodson, M., Fadel, M. (2018). Méthode d'allocation pour la commande en tension et l'équilibrage actif d'un onduleur multicellulaire à condensateurs flottants. Automatique Control, 2(1). <https://doi.org/10.21494/ISTE.OP.2018.0300>

[27] Amet, L., Ghanes, M., Barbot, J.P. (2012). Commande directe d'un convertisseur multicellulaire: Résultats expérimentaux. In CIFA - 7ème Conférence Internationale Francophone d'Automatique, Grenoble, France.

[28] Djellad, A., Belakehal, S., Chenni, R., Dekhane, A. (2021). Reliability improvement in serial multicellular converters based on STATCOM control. Journal européen des systèmes automatisés, 54(4): 519-528. <https://doi.org/10.18280/jesa.540401>

[29] Sadigh, A.K., Gharehpetian, G.B., Hosseini, S.H. (2010). New method for estimating flying capacitor voltages in stacked multicell and flying capacitor multicell converters. Journal of Zhejiang University: Science C, 11(8): 654-662. <https://doi.org/10.1631/jzus.C0910559>

[30] Amer, M.Y., Ghias, A.M.Y.M., Pou, J., Agelidis, V.G. (2016). An active voltage-balancing method based on phase-shifted PWM for stacked multicell converters. IEEE Transactions on Power Electronics, 31(4): 1921-1930. <https://doi.org/10.1109/TPEL.2015.2439280>

[31] Sadigh, A.K., Dargahi, V., Corzine, K.A. (2019). Reduction of switches and flying capacitors in a hybrid topology of the stacked multicell converters. In IECON 2019 - 45th Annual Conference of the IEEE Industrial Electronics Society, Lisbon, Portugal, pp. 4977-4982. <https://doi.org/10.1109/IECON.2019.8927395>

[32] Ahmed, T., Waqar, A., Elavarasan, R.M., Imtiaz, J., Premkumar, M., Subramaniam, U. (2021). Analysis of fractional order sliding mode control in a D-STATCOM integrated power distribution system. IEEE Access, 9: 70337-70352. <https://doi.org/10.1109/ACCESS.2021.3078608>

[33] Belila, H., Boudjerda, N., Boubakir, A., Bahri, I. (2020). Improved STATCOM efficiency using a hybrid technique based on sliding mode control and proportional integral controller. Przeglad Elektrotechniczny, 96: 156-162. <https://doi.org/10.15199/48.2020.10.29>

[34] Hamoud, F., (2018). Contribution in performance improvement of wind turbine based dual stator winding induction generator. Ph.D. dissertation, Dept. Electrical Engineering, Université du Québec à Trois-Rivières, Québec, Canada. <https://depot-e.uqtr.ca/id/eprint/8548>

[35] Wang, H.Y., Zhao, R.X., Deng, Y., He, X.N. (2003). Novel carrier-based PWM methods for multi-level inverters. In IECON'03. 29th Annual Conference of the IEEE Industrial Electronics Society (IEEE Cat. No.03CH37468), Roanoke, VA, USA, pp. 2777-2782. <https://doi.org/10.1109/IECON.2003.1280687>

[36] Renault, A., Pacher, J., Comparatore, L., Ayala, M., Rodas, J., Gregor, R., (2022). MPC with space vector phase-shift PWM (SV-PSPWM) technique with harmonic mitigation strategy for shunt active power filters based on H-bridge multilevel converter. Frontiers in Energy Research, 10: 779108. <https://doi.org/10.3389/fenrg.2022.779108>

[37] Ghias M., Yusuf, A.M. (2014). On performance advances of flying capacitor multilevel converter topologies. UNSW Sydney, Sydney, Australia. <https://doi.org/10.26190/unsworks/2580>

[38] Pan, X.J., Zhang, L., Li, Y.F., Li, K., Huang, H. (2022). Modulated model predictive control with branch and band scheme for unbalanced load compensation by MMCC-STATCOM. IEEE Transactions on Power Electronics, 37(8): 8948-8962. <https://doi.org/10.1109/TPEL.2022.3152407>

[39] Deniz, E., Tuncer, S., Gençoglu, M.T., (2009). Voltage regulation in a distribution system by using STATCOM with three-level diode clamped inverter. In Proceedings of the 5th International Advanced Technologies Symposium. (IATS'09), Karabük, Turkey, pp. 1036-1042.

[40] F II, I. (1993). IEEE recommended practices and requirements for harmonic control in electrical power systems. New York, NY, USA. <https://doi.org/10.1109/IEEEESTD.1993.114370>

## NOMENCLATURE

D	The direct axis
F	The frequency (Hz)
I	The current (A)
L	The inductance (H)
P	The number of cell
P	The current active power ( $\Omega$ )
Q	The Reactive power (Var)
R	The Resistance (Hz)
$V_s$	The Voltage source (V)

$V_c$	The Voltage compensator (V)	IGBT	insulated-gate bipolar transistor
$Q$	The quadrature axis	NPC	Neutral point clamped
$N$	Number of stacked	PCC	Point of common connection
<b>Greek symbols</b>			
$\theta$	The phase of the grid voltage	PLL	Phase-locked loop
<b>Subscripts</b>			
CHB	Cascade H-bridge	PS-PWM	Phase-Shifted Pulse Width Modulation
FACTS	Flexible Alternative Current Transmission System	RMS	Root Mean Square
FC	Flying capacitor	SMC	Stacked multicell converter
FFT	Fast Fourier Transform	SSSC	static synchronous series compensator
		STATCOM	Synchronous static compensators
		SVC	Static Var Compensator
		TCSC	thyristor-controlled series capacitor
		THD	Total harmonic distortion
		UPFC	Unified Power Flow Controller
		VSC	Voltage Source Converter