

Vol. 29, No. 5, October, 2024, pp. 1867-1879 Journal homepage: http://iieta.org/journals/isi

# Enhanced Reliability and Stability of FPGA-Based PUF-IDG-IoT

Ubaid Mohamed Dahir<sup>1</sup>, Abdirahman Osman Hashi<sup>1</sup>, Abdullahi Ahmed Abdirahman<sup>1\*</sup>, Mohamed Abdirahman Elmi<sup>1</sup>, Octavio Ernesto Romo Rodriguez<sup>2</sup>

<sup>1</sup> Faculty of Computing, SIMAD University, Mogadishu 252, Somalia <sup>2</sup> Department of Computer Science, Faculty of Informatics, Istanbul Teknik Universitesi, Istanbul 34467, Turkey

Corresponding Author Email: wadani12727@gmail.com

Copyright: ©2024 The authors. This article is published by IIETA and is licensed under the CC BY 4.0 license (http://creativecommons.org/licenses/by/4.0/).

#### https://doi.org/10.18280/isi.290519

Received: 30 March 2024 Revised: 5 August 2024 Accepted: 9 September 2024 Available online: 24 October 2024

#### Keywords:

Physical Unclonable Functions (PUFs), Identifier Generator (PUF-IDG), Field-Programmable Gate Arrays (FPGAs), reliability, stability

### ABSTRACT

In the domain of hardware security, Physical Unclonable Functions (PUFs) offer a unique method for securing Field-Programmable Gate Arrays (FPGAs) by generating distinct identifiers. Despite their potential, FPGA-based PUFs often struggle with issues of uniqueness, reliability, and resource efficiency. Addressing these challenges, this paper introduces a novel FPGA-based PUF-IDG designed to significantly improve reliability and stability. Through dynamic environmental compensation, the system adeptly adjusts to fluctuations, ensuring consistent performance. Energy-efficient strategies are implemented, facilitating deployment in resource-constrained settings. Enhanced security features, including quantum-resistant elements and sophisticated countermeasures, shield against modern attacks. With real-time monitoring and the capacity for firmware updates, the PUF-IDG aligns with current cryptographic protocols and is built to withstand evolving security threats. This research lays the groundwork for a new generation of robust, adaptable hardware security solutions.

# 1. INTRODUCTION

In the ever-evolving domain of cryptography, Physical Unclonable Functions (PUFs) have risen to prominence as a promising mechanism for secure key generation, leveraging the inherent physical variations in electronic devices to produce unique and unpredictable cryptographic keys. Despite their potential, the reliability and stability of PUF responses over time and in the face of environmental changes pose significant challenges to their widespread adoption and efficacy. The operation of PUFs relies on the premise that manufacturing variations introduce unique responses, but recent research by Lata and Cenkeramaddi [1] has underscored vulnerabilities in PUFs, particularly concerning aging effects and environmental changes. Device aging introduces a dynamic element to PUF responses, with semiconductor properties undergoing alterations over time, as highlighted in the work of Tran et al. [2]. Furthermore, environmental factors such as temperature and voltage fluctuations, as explored by Boke et al. [3], can significantly impact the stability of PUF ID generator circuit design. The intricate interplay between these factors and PUF behavior necessitates a nuanced understanding and effective countermeasures for PUFs to exhibit consistent behavior over the operational lifespan of the device.

While PUFs find applications in secure bootstrapping, device authentication, and cryptographic key generation, their long-term reliability is crucial for these applications to be robust. Recent literature, including the works of some researchers [4, 5], has delved into the reliability challenges of

PUFs, emphasizing the need for innovative solutions to mitigate the impact of aging and environmental dynamics.

Motivated by these challenges, this study on PUF ID generator circuit design stems from the critical need to advance the state of hardware-based security and cryptographic key generation. PUFs have emerged as a promising avenue for secure key generation due to their unique ability to exploit inherent physical variations in electronic devices. The research of Anandakumar et al. [6] laid the groundwork for understanding the potential of PUFs in cryptographic applications, spurring subsequent research and exploration in this field. As our reliance on secure digital systems grows, so does the importance of investigating and refining PUF ID generators, which serve as fundamental components in secure cryptographic protocols. The evolving threat landscape, as highlighted by Anandakumar et al. [7], underscores the urgency of fortifying cryptographic systems against sophisticated attacks. PUFs offer a unique defense mechanism, relying on the physical characteristics of devices rather than static mathematical algorithms. Motivated by the need for security against emerging threats, this study seeks to contribute novel insights into PUF ID generator circuit designs that can withstand evolving attack vectors.

Environmental factors, such as temperature fluctuations and voltage variations, can impact the stability of PUF responses, as discussed by Becker [8]. The motivation to study PUF ID generator circuits is further fueled by the necessity to understand and mitigate the influence of these environmental variations. Designing PUF ID generators resilient to such external factors is crucial for ensuring the reliability and



stability of cryptographic key generation in real-world scenarios. The demand for secure key generation extends beyond traditional computing environments, reaching into the realm of resource-constrained devices and the Internet of Things (IoT). For instance, the study of Batabyal and Rai [9] on low-power PUF implementations highlights the motivation to explore energy-efficient PUF ID generator circuits suitable for IoT applications. Understanding and addressing the unique challenges posed by energy-constrained environments contribute to the broader goal of securing a diverse array of computing devices.

As PUFs become integral to hardware security modules (HSMs), the motivation for this study is amplified by the need to integrate PUF ID generators seamlessly into larger security infrastructures. El-Hajj et al. [10] emphasized the importance of leveraging PUFs within HSMs, indicating that PUF ID generators must be designed with compatibility and interoperability in mind. This integration perspective is crucial for the practical deployment of PUFs in diverse security architectures. Standardization efforts, as discussed by Zhang et al. [11], motivate the study by providing a roadmap for establishing common frameworks and interfaces for PUF implementations. Standardization ensures interoperability and facilitates the adoption of PUF ID generator circuits across different platforms and applications. By aligning with industry-wide practices, this study contributes to the establishment of reliable and universally accepted PUF-based cryptographic solutions. The motivation also arises from the dynamic nature of semiconductor properties, leading to potential aging effects on PUF responses. For instance, Ishak et al. [12] highlighted the impact of aging on PUF reliability, necessitating the study of error correction techniques and design strategies to maintain the efficacy of PUF ID generators over extended periods. This research addresses the practical concerns of system longevity and resilience against aging effects. Modeling attacks and machine learning-based threats, as explored by Anandakumar et al. [13] and Chauhan et al. [14], respectively, underscore the urgency of developing PUF ID generators with robust security measures. The motivation is rooted in the need to thwart adversarial attempts to Investigating compromise PUF-based systems. and implementing effective countermeasures against these sophisticated attacks contribute to the overall security posture of PUF ID generators.

In subsequent sections, we will explore current literature on PUF reliability, delve into the impact of aging and environmental factors, and propose innovative approaches to enhance the stability of PUF IDG. Through this, we aspire to contribute valuable insights to the ongoing discourse on secure cryptographic key generation and bolster the foundation for the practical deployment of FPGA-based PUFs in securitycritical applications.

# 2. RELATED WORKS

The landscape of Physical Unclonable Functions (PUFs) and their reliability over time and environmental changes has been the subject of extensive exploration by researchers seeking to bolster the security of cryptographic systems. Previous investigations, such as the work conducted author [3], have scrutinized the vulnerabilities of PUFs, shedding light on potential weaknesses in the face of aging effects and environmental variations. Their findings emphasize the need for a comprehensive understanding of the factors influencing PUF reliability. Aiming to address the temporal stability challenges of PUFs, Mahalat et al. [15] delved into the impact of device aging on PUF responses. Their research elucidates the dynamic nature of semiconductor properties over time, providing crucial insights into the long-term reliability of PUFs. This work contributes to the foundational understanding required to fortify PUFs against the effects of aging, a key aspect in ensuring their sustained effectiveness.

The influence of environmental factors on PUF stability has been a topic of interest, as evidenced by the study conducted by Mahalat et al. [15]. Their research investigates the intricate interplay between temperature fluctuations and voltage variations, offering valuable insights into the environmental dynamics affecting PUF responses. The comprehensive analysis of these influences is fundamental to devising strategies that enhance the stability of PUFs in real-world operational environments.

In the pursuit of reliable cryptographic key generation, recent literature, including the works of Zhang and Qu [16], has explored the challenges associated with PUF reliability and aging effects. Their research delves into the nuances of semiconductor behavior over time, presenting novel perspectives on mitigating the impact of aging on PUF responses. By identifying vulnerabilities and proposing innovative solutions, this line of inquiry contributes to the broader understanding of PUFs in long-term cryptographic applications. The study of Huang and Wang [17] extends the exploration of PUF reliability by examining the environmental influences on these cryptographic primitives. Focusing on the impact of temperature variations, the researchers provide empirical evidence and insights into how environmental changes can affect the stability of PUF responses. Understanding these influences is crucial for developing PUFs that exhibit resilience across diverse operating conditions.

Moving beyond the challenges, Xu et al. [18] introduces novel methodologies for enhancing the reliability of PUFs. By leveraging advanced modelling techniques, the authors propose strategies to mitigate the impact of aging and environmental variations on PUF responses. Their work opens avenues for innovative approaches to fortify PUFs against the identified challenges, contributing to the evolving landscape of PUF research. The exploration of PUF reliability has extended to considerations of power consumption and lowpower implementations. Recent research by Bhargava and Mai [19] investigates techniques to implement low-power PUFs suitable for energy-constrained devices and Internet of Things (IoT) applications. This line of inquiry aligns with the growing demand for secure and energy-efficient cryptographic solutions in resource-constrained environments.

In parallel, efforts to integrate PUFs into larger security frameworks have been explored by Streit et al. [20]. Their work focuses on the integration of PUFs with hardware security modules (HSMs), exploring how PUFs can contribute to secure key storage and cryptographic operations within a broader security infrastructure. This integration perspective adds depth to the practical deployment of PUFs in real-world security architectures. The standardization of PUFs and their integration into security protocols has been a point of interest for researchers aiming to establish common frameworks and interfaces. Notable contributions from the work of Standards Organization for PUFs (STOPUF) have paved the way for standardizing PUF implementations, ensuring interoperability and ease of adoption across diverse platforms and applications.

Despite these advancements, challenges persist in the broader deployment of FPGA-based PUFs ID generator. The work of Garg and Kim [21] addresses the need for efficient FPGA architectures for PUF implementations. Their research explores optimization strategies to enhance resource utilization, speed, and scalability, providing essential insights for the practical realization of FPGA-based PUFs. The extensive body of related work underscores the multifaceted challenges associated with the reliability and stability of PUF responses over time and in varying environmental conditions. From investigations into aging effects and environmental influences to innovative methodologies and integration perspectives, the collective efforts of researchers contribute to the evolving landscape of PUF research, advancing the stateof-the-art in secure key generation and hardware-based security.

Meanwhile, implementing the Strong PUF concept proposed by Gu et al. [22] has proven to be more challenging than initially expected. For instance, the Arbiter PUF serves as a Strong PUF. However, it has been discovered that Arbiter PUFs can be represented as linear additive models. Furthermore, recent research has demonstrated a method to exploit the non-linearity of XOR-Arbiter PUFs using reliability-based evolution strategies as Figure 1 shows.



Figure 1. Design circuit (opted from Gu et al. [22])

Therefore, in contemporary research, it is necessary for a Strong PUF to have a significant increase in the number of Challenge-Response Pairs (CRPs) in proportion to the size of the circuit. However, there are no other requirements, such as the need to resist modelling. Weak PUFs are not susceptible to such assaults, as they believe that attackers do not have external access to the response. Therefore, machine-learning attacks are excluded from consideration. One of the reasons why XOR PUFs can be vulnerable to attacks is due to their poor reliability, as explained in Becker's study from 2015. Therefore, the characterization procedure outlined in this paper, which aims to ensure high reliability, can be beneficial for Strong PUFs in safeguarding against machine-learning assaults.

#### 2.1 PUF ID generator circuit design

Designing a Physical Unclonable Function (PUF) ID generator circuit involves a multidimensional exploration encompassing principles of reliability, security, and adaptability. PUFs serve as a cornerstone in secure key generation systems, leveraging inherent variations in physical properties for cryptographic applications. Pioneering the use of PUFs for secure key generation, Kumar and Burleson [23] laid the foundation for subsequent advancements, leading to a diverse array of PUF architectures and operation principles. The operational principles of PUFs, as introduced in the context of optical PUFs, underscore the significance of exploiting physical variations for secure key generation. Building on these principles, Usmani et al. [24] explored diverse PUF architectures, providing a comprehensive understanding of their strengths and weaknesses. This foundational knowledge is crucial for designing PUF ID generator circuits that align with the specific requirements of diverse applications.

Reliability and stability are paramount considerations in PUF circuit design. For instance, Kroeger et al. [25] emphasizes the need to mitigate environmental variations in PUF responses. This insight guides designers in developing PUF ID generators resilient to external factors, ensuring consistent and dependable performance over time. Johnson et al. [26] further extended this exploration to low-power PUF implementations, catering to the demands of energyconstrained devices and laying the groundwork for energyefficient PUF ID generators. Ensuring the security of generated IDs is a central aspect of PUF ID generator circuit design. Also, Majzoobi et al. [27] delved into security threats and countermeasures in PUFs, providing valuable insights for against safeguarding PUF ID generators potential vulnerabilities. The security landscape of PUFs is continuously evolving, prompting ongoing research into threat models and countermeasures. The diversity of PUF implementations, from Arbiter PUFs to Ring Oscillator PUFs, offers designers a spectrum of choices. Gehrer and Sigl [28] contributed to this diversity by conducting a comparative analysis of different PUF architectures, providing insights into their applicability and resilience. This research aids circuit designers in selecting or innovating PUF architectures suited to the specific security and operational requirements of the intended application.



Figure 2. 128-bit PUF-IDG

Meanwhile, noise, an inherent element in PUFs, contributes to the unpredictability of responses. Maes et al. [29] explored the significance of noise in PUFs, emphasizing its role in enhancing entropy and, consequently, the security of the generated IDs. This understanding is vital for circuit designers aiming to harness noise as a cryptographic resource in PUF ID generators. Temperature variations can impact PUF responses, necessitating temperature-aware designs. Anandakumar et al. [30] discussed temperature aware PUF designs, providing guidelines for designers to account for temperature fluctuations. These insights contribute to the development of PUF ID generators capable of maintaining stability across diverse operating conditions as Figure 2 shows.

Integration into larger security frameworks, such as Hardware Security Modules (HSMs), introduces new considerations. Wang et al. [31] explored the use of PUFs in HSMs, guiding designers in incorporating PUF ID generators into broader security infrastructures. This integration perspective adds depth to the practical deployment of PUFs in real-world security architectures. The standardization of PUF implementations is crucial for interoperability and widespread adoption. Meanwhile, Zhang et al. [32] also discussed standardization efforts, providing a framework for PUF ID generator designs aligned with industry-wide practices. Standardization contributes to the creation of robust, compatible PUF ID generators suitable for diverse applications.

In the dynamic field of FPGA-based PUFs, efficient architecture design is essential. Zheng et al. [33] addressed the need for efficient FPGA architectures, providing insights into optimization strategies for resource utilization, speed, and scalability. Efficient FPGA-based PUF designs enhance the feasibility of PUF ID generators in practical applications. Postsilicon security considerations are vital for PUF-based designs. Also, Gu et al. [34] discussed post-silicon security challenges and countermeasures, guiding circuit designers in fortifying PUF ID generators against emerging threats. This research highlights the importance of a holistic approach to security in PUF designs. Aging effects can impact PUF reliability over time. Guajardo et al. [35] proposed error correction techniques for improving PUF reliability, contributing to the resilience of PUF ID generators over extended periods. Addressing aging effects ensures the longevity and sustained effectiveness of PUF ID generators in practical applications.

Modeling attacks pose a threat to PUF-based systems. Liu et al. [36] investigated response modeling attacks, emphasizing the importance of understanding and mitigating these attacks. Designers can leverage this knowledge to fortify PUF ID generators against adversarial modeling attempts. Machine learning-based attacks on PUFs have garnered attention. Nguyen et al. [37] explored machine learning-based attacks, underscoring the need for resilient PUF designs. This research informs circuit designers on implementing countermeasures to protect PUF ID generators against potential security breaches. Quantum-resistant PUFs are emerging as a topic of interest. Sutar et al. [38] explored the quantum security aspects of PUFs, providing insights for designing PUF ID generators that withstand potential threats from quantum computing technologies. This forward-looking research anticipates future challenges and guides designers in developing quantum-resistant PUF ID generators.

Integrating PUFs into cryptographic protocols is explored by Zhang et al. [39] and opened wider gate of research. Their work discusses the role of PUFs in secure communication, influencing the design considerations for PUF ID generators in the broader context of cryptographic applications. PUFs contribute to the establishment of secure communication channels, expanding the scope of PUF ID generators. Sidechannel attacks remain a concern for PUF-based systems. Li et al. [40] investigated side-channel vulnerabilities in PUFs, guiding designers in implementing countermeasures to protect PUF ID generators against potential security breaches. This research emphasizes the importance of comprehensive security measures in PUF designs. Entropy extraction from PUF responses is crucial for cryptographic applications. The author discussed entropy extraction techniques, guiding designers in developing PUF ID generators capable of providing high-quality cryptographic keys. This research contributes to the robustness and security of PUF ID generators in practical applications. The comprehensive exploration of PUF ID generator circuit design encompasses principles of reliability, security, and adaptability. The foundational knowledge laid by pioneering researchers guides circuit designers in navigating the intricate landscape of PUFs, ensuring the development of robust and secure PUF ID generators suitable for diverse applications. Ongoing research and advancements contribute to the evolution of PUF designs, continually enhancing their effectiveness in the realm of secure key generation.

### **3. METHODOLOGY**

Implementing the proposed PUF ID generator design involves a multifaceted approach, encompassing architectural considerations, environmental compensation mechanisms, security measures, and continuous improvement strategies. Begin by defining the overall system architecture as it can be seen from Figure 3, integrating the proposed PUF circuit design within the chosen hardware platform. Emphasize key principles identified during the design phase, aligning the selection of the PUF type with the specific requirements of the application as the upcoming figure shows.



Figure 3. Proposed methodology

First step is to consider the integration of environmental compensation mechanisms to mitigate the impact of temperature fluctuations and other environmental variations. This will involve real-time monitoring and adaptive calibration to enhance the stability of PUF responses over time. Incorporate low-power strategies, drawing inspiration from research on energy-efficient PUF architectures. Optimize clock gating, utilize power islands, or explore other energyefficient techniques to extend the operational lifetime of the PUF ID generator, particularly in energy-constrained devices. Implement error correction techniques to enhance the reliability of PUF responses, building upon research insights. This may involve integrating error correction codes or dynamic recalibration mechanisms to mitigate the impact of aging effects.

Next step is to integrate security measures to protect against modeling attacks and machine learning-based threats. Consider incorporating challenge-response pairs, response blinding techniques, or dynamic challenges to thwart adversarial attempts and enhance the overall security posture. Anticipate the future landscape by incorporating quantumresistant considerations into the design, as suggested by Amsaad et al. [41]. Explore post-quantum cryptographic techniques or integrate quantum-resistant primitives to safeguard the PUF ID generator against potential quantum threats. Ensure compliance with relevant standardization practices to facilitate interoperability and seamless integration into diverse security architectures. Adhere to established protocols, interfaces, and formats to ensure the PUF ID generator aligns with industry-wide practices.

Third step is to implement real-time monitoring and logging functionalities to track the performance, stability, and security of the PUF ID generator. This information can aid in detecting anomalies, assessing reliability, and making informed decisions regarding system maintenance. Integrate the PUF ID generator with cryptographic protocols, ensuring compatibility with secure communication standards. Follow established principles outlined in cryptographic research to facilitate the secure exchange of cryptographic keys. Establish mechanisms for continuous improvement and adaptability. This includes provisions for firmware updates, incorporating the latest security patches, and staying informed about advancements in PUF research to enhance the PUF ID generator's resilience over time.

Final step is to conduct rigorous testing and validation under various conditions, including environmental variations, aging effects, and potential adversarial scenarios. This phase involves simulated testing, hardware-in-the-loop testing, and real-world deployment to validate the robustness and reliability of the design. Discussion the implementation details comprehensively, providing insights into the rationale behind design decisions, integration steps, and any challenges encountered. The implementation of the proposed PUF ID generator design is a dynamic process that considers reliability, security, and adaptability. By incorporating insights from relevant research, the goal is to develop a robust and secure solution for cryptographic key generation that can evolve to meet the ever-changing landscape of information security. Regular updates and continuous monitoring ensure the PUF ID generator remains resilient against emerging threats and challenges.

#### 3.1 Post-characterization methodology

The post-characterization methodology for the proposed PUF ID generator design involves a systematic and comprehensive evaluation across various dimensions. Environmental testing serves as an initial phase, subjecting the system to diverse conditions like temperature variations to gauge stability. Long-term reliability assessments follow, simulating aging effects and analyzing the stability of PUF responses over an extended duration. Power consumption analysis is pivotal, delving into the efficiency of low-power strategies implemented in the design and ensuring energyconscious operation. The security evaluation is a critical step, subjecting the PUF ID generator to modeling attacks and machine learning-based threats, with a focus on implementing and verifying countermeasures against adversarial attempts.

Quantum-resistance testing explores the system's resilience against potential quantum threats, validating the effectiveness of integrated quantum-resistant elements. Compliance checks ensure adherence to standardization practices and protocols, fostering interoperability and alignment with industry standards. Real-time monitoring validation involves simulating abnormal scenarios to gauge the system's anomaly detection capabilities. Cryptographic protocol integration testing verifies compatibility and secure key exchange within established protocols. Continuous improvement assessment focuses on the system's adaptability to firmware updates, evaluating the impact on performance and security.

Comprehensive documentation is integral, capturing results, observations, and adjustments made during postcharacterization. The validation against design goals ensures that the PUF ID generator aligns with initial objectives. An iterative testing and optimization phase follows, refining the design based on feedback and continuously enhancing system performance and resilience. This holistic and iterative approach ensures a thorough post-characterization process, validating the proposed PUF ID generator design across reliability, security, and efficiency parameters.

#### 3.2 Environmental compensation mechanism

The stability of PUF responses can be significantly affected by environmental factors such as temperature and voltage fluctuations. To mitigate these effects, we implemented an environmental compensation mechanism that dynamically adjusts the PUF outputs based on real-time monitoring of environmental conditions.

The relationship between environmental variables (temperature T, voltage V) and PUF response R can be modeled as follows:

$$\mathbf{R} = \mathbf{f}(\mathbf{T} \times \mathbf{V}) + \mathbf{U} \tag{1}$$

where,

f(T, V) is the function representing the deterministic relationship between environmental variables and the PUF response.

 $\boldsymbol{\varepsilon}$  is a random noise component representing intrinsic variability.

To correct for environmental effects, we employ a compensation function C(T,V) that adjusts the raw PUF response:  $R_{comp}=R-C(T,V)$ .

Here,  $R_{comp}$  is the compensated PUF response, which aims to be stable across varying environmental conditions.

### 3.3 Error correction codes (ECC) for PUF reliability

To improve the reliability of PUF responses, especially in the presence of noise and aging effects, error correction codes (ECC) are utilized. The PUF output is treated as a noisy codeword that needs to be corrected to a valid codeword.

Let X be the noisy PUF output, and C be the closest valid codeword in the ECC space. The error correction process can be mathematically represented as:

$$C = \operatorname{argmin} C' / / X - C' / /$$
(2)

where,

 $|\cdot|$  denotes the distance metric (Hamming distance) used to measure the difference between the noisy output X and the codeword C'.

The argmin function finds the codeword C that minimizes this distance, effectively correcting the errors in the PUF output.

This step ensures that the PUF responses are robust against noise and other distortions, enhancing the reliability of the ID generation process.

### 3.4 Challenge-response pair (CRP) mechanism

In our design, we use a challenge-response mechanism to enhance the security of the PUF. A challenge C is a binary vector fed into the PUF, and the PUF generates a response R(C), which serves as the cryptographic key.

The PUF function can be represented as:

$$R(C) = P(C,\theta) + \delta$$
(3)

where,

 $P(C, \theta)$  is the deterministic part of the PUF response depending on the challenge C and the internal parameters  $\theta$  of the PUF circuit.

 $\delta$  is the random noise component.

This mechanism helps protect the PUF against modeling attacks, as the challenge-response behavior is highly complex and difficult to replicate without access to the PUF's physical structure.

### 3.5 Power optimization techniques

For energy efficiency, especially in IoT applications, we implement clock gating and power islands. The power consumption P of the PUF circuit can be reduced using the formula:

$$P = CL \cdot V2 \cdot f \tag{4}$$

where,

CL is the load capacitance.

V is the supply voltage.

f is the clock frequency.

By selectively gating the clock and using power islands, we reduce the effective capacitance and clock frequency during inactive periods, thereby minimizing power consumption.

### 4. RESULTS AND DISCUSSIONS

In this section, we delve into the outcomes and analyses stemming from the proposed methodology aimed at enhancing the reliability, uniqueness, and uniformity of the FPGA-based Physical Unclonable Function - Identifier Generator (PUF-IDG). The ensuing discussions not only shed light on the achieved results but also scrutinize the implications and significance of these findings in the broader context of hardware-based security and cryptographic key generation.

#### 4.1 Uniqueness

The evaluation of the proposed improved PUF ID generator design revolves around its distinctive characteristics and advancements in comparison to existing methodologies. One key facet lies in the integration of a robust environmental compensation module, which transcends conventional designs by dynamically adapting to environmental variations. Unlike static compensation mechanisms, this module continually monitors and calibrates the PUF responses in real-time, enhancing stability across diverse conditions. The implementation of low-power strategies marks another unique aspect, addressing the growing demand for energy-efficient cryptographic solutions. By optimizing power consumption through techniques like clock gating and power islands, the proposed design not only extends the operational lifetime of the PUF ID generator but also caters to the constraints of energy-sensitive devices, positioning it as an innovative solution in the realm of secure key generation.

Security considerations are elevated through a multi-layered approach. The proposed design incorporates advanced countermeasures against modeling attacks and machine learning-based threats, going beyond traditional security protocols. The integration of challenge-response pairs and response blinding techniques fortifies the system against adversarial attempts, emphasizing a proactive stance in safeguarding cryptographic key generation. A notable aspect of this methodology is its quantum-resistant design elements. In anticipation of future advancements in quantum computing, the PUF ID generator is equipped with post-quantum cryptographic techniques. This forward-looking approach distinguishes the proposed design, ensuring its resilience against potential quantum threats and positioning it as a frontrunner in quantum-secure hardware.

The methodology aligns with industry-wide practices through meticulous standardization compliance. By adhering to established protocols and interfaces, the proposed PUF ID generator ensures interoperability and compatibility with diverse security architectures as it can be seen from Figure 4. This emphasis on standardization enhances the practical deployability of the design, addressing a critical aspect in the adoption of cryptographic solutions. Real-time monitoring capabilities add another layer of uniqueness to the proposed methodology. The system not only generates cryptographic keys but actively monitors its own performance. This selfawareness, coupled with anomaly detection mechanisms, provides administrators with valuable insights for proactive maintenance and enhances the overall reliability of the PUF ID generator.

Integration with cryptographic protocols is seamless, fostering secure communication channels. This integration extends beyond basic compatibility, contributing to the broader context of cryptographic applications. The PUF ID generator becomes an integral part of a secure ecosystem, enhancing its utility and reinforcing the role of PUFs in protocols. cryptographic Continuous improvement mechanisms further underscore the adaptability of the proposed design. The ability to receive firmware updates ensures that the PUF ID generator remains at the forefront of security advancements. This iterative approach to system refinement contributes to its long-term viability and resilience against emerging threats.

The evaluation of the proposed improved PUF ID generator design emphasizes its uniqueness in dynamically compensating for environmental variations, optimizing power consumption, fortifying security measures, integrating quantum-resistant elements, adhering to standardization practices, enabling real-time monitoring, seamlessly integrating with cryptographic protocols, and fostering continuous improvement as shows the output from Figure 4. This comprehensive and forward-looking methodology

positions the PUF ID generator as an innovative solution at the intersection of reliability, security, and adaptability.



Figure 4. Electronic gate design

#### 4.2 Reliability

The evaluation of the proposed improved PUF ID generator design places a strong emphasis on its reliability, assessing the system's dependability, stability, and consistency across various operational scenarios. Unlike conventional designs, proposed introduces the methodology а dvnamic environmental compensation module, a key factor contributing to the enhanced reliability of the PUF ID generator. This module continuously adapts to changing environmental conditions, mitigating the impact of temperature variations and external factors on the stability of PUF responses. The result is a system that maintains reliability across diverse and unpredictable environmental circumstances. Furthermore, the incorporation of low-power strategies in the design serves not only to extend the operational lifetime of the PUF ID generator but also to enhance its reliability, especially in resource-constrained environments. By optimizing power consumption through techniques such as clock gating and power islands, the system becomes more resilient to fluctuations in power availability and consumption, contributing to its overall reliability.

Security measures play a dual role in ensuring both confidentiality and reliability. The proposed methodology goes beyond conventional security protocols, integrating advanced countermeasures against modeling attacks and machine learning-based threats. This heightened security posture not only fortifies the system against potential breaches but also contributes to its reliability by minimizing the risk of unauthorized access and manipulation. The reliability of the PUF ID generator is further strengthened through its quantumresistant design elements. By anticipating and preparing for potential quantum threats, the system demonstrates a forwardlooking approach to reliability. This resilience against emerging technologies safeguards the longevity and reliability of the PUF ID generator in the face of evolving computational paradigms as it can be seen from Figure 5.

Real-time monitoring capabilities add an additional layer to the reliability evaluation. The system's ability to monitor its own performance in real-time, coupled with anomaly detection mechanisms, enhances its self-awareness. This proactive monitoring contributes to the early detection of issues or deviations from expected behavior, enabling timely interventions and ensuring the continuous reliability of the PUF ID generator. Integration with cryptographic protocols, beyond ensuring secure communication channels, contributes to the reliability of the system in the broader context of cryptographic applications. The seamless integration fosters interoperability and compatibility, reducing the likelihood of system failures or inconsistencies when interfacing with other secure components in a cryptographic infrastructure.



Figure 5. PUF-FPGA



Figure 6. PUF-IDG output

Continuous improvement mechanisms, including the ability to receive firmware updates, positively impact the long-term reliability of the PUF ID generator. This adaptability to evolving security standards and emerging threats ensures that the system remains reliable throughout its lifecycle, with the flexibility to address new challenges and vulnerabilities as they arise. The evaluation of the proposed improved PUF ID generator design places a strong emphasis on reliability, considering its adaptability to environmental variations, optimization of power consumption, advanced security measures, quantum-resistant design, real-time monitoring capabilities, integration with cryptographic protocols, and continuous improvement mechanisms. This comprehensive approach ensures that the PUF ID generator remains a reliable and resilient component in secure key generation systems.

#### 4.3 Uniformity

The evaluation of the proposed improved PUF ID generator design includes a thorough analysis of its uniformity, examining how consistently and uniformly the system operates across various conditions and scenarios as it can be seen from the Figure 6 output. Unlike conventional designs, the proposed methodology introduces several elements that contribute to the uniformity of the PUF ID generator, enhancing its reliability and performance. One notable aspect contributing to uniformity is the implementation of a dynamic environmental compensation module. This module actively adapts to changes in environmental conditions, ensuring that the PUF responses remain stable and uniform. By addressing the impact of temperature fluctuations and other external factors in real-time, the proposed design achieves a higher level of uniformity in PUF responses compared to static compensation mechanisms.

The incorporation of low-power strategies also plays a role in achieving uniformity across diverse operational scenarios. By optimizing power consumption and extending the operational lifetime of the PUF ID generator, the system demonstrates a consistent performance, irrespective of the energy constraints it may encounter. This uniformity in power efficiency is crucial for maintaining reliable cryptographic key generation across a wide range of devices and environments. Security measures, including defenses against modeling attacks and machine learning-based threats, contribute to the uniformity of the PUF ID generator's responses. The advanced countermeasures implemented ensure a consistent level of security across different scenarios, promoting uniformity in the system's ability to resist adversarial attempts and unauthorized access.

Quantum-resistant design elements further enhance the uniformity of the PUF ID generator by providing resilience against potential quantum threats. This forward-looking approach ensures that the system's security remains uniform and robust, even in the face of emerging computational paradigms. The uniform protection against different types of threats contributes to the overall reliability and uniformity of the proposed design. Real-time monitoring capabilities, coupled with anomaly detection mechanisms, contribute to the uniformity of the system's performance. The ability to monitor and detect anomalies in real-time ensures a consistent and uniform response to deviations from expected behavior. This proactive monitoring enhances the system's uniformity by enabling timely interventions and maintaining a consistent level of reliability.

Integration with cryptographic protocols also plays a crucial role in achieving uniformity. The seamless integration ensures compatibility and interoperability, promoting a uniform approach to secure communication. This uniformity is essential for the PUF ID generator to seamlessly integrate into diverse cryptographic infrastructures, contributing to its overall reliability and performance consistency. Continuous improvement mechanisms, including the ability to receive firmware updates, further enhance the uniformity of the PUF ID generator over time. The adaptability to evolving security standards and the ability to address new challenges uniformly across the system contribute to a consistent and uniform response to emerging threats. The evaluation of the proposed improved PUF ID generator design emphasizes its uniformity across various dimensions. The dynamic environmental compensation, low-power strategies, advanced security measures, quantum-resistant design, real-time monitoring capabilities, integration with cryptographic protocols, and continuous improvement mechanisms collectively contribute to a uniform and consistent performance of the PUF ID generator, ensuring reliable and secure cryptographic key generation.

#### 4.4 Quantitative analysis

In this section, we present the quantitative analysis of the proposed PUF ID generator design, focusing on key metrics such as security, reliability, and power efficiency. The effectiveness of our design is demonstrated through both simulation and experimental results, providing a clear comparison with existing methodologies.

#### 4.4.1 Security metrics

The security of the PUF ID generator is evaluated based on the uniqueness, uniformity, and resistance to machine learning attacks.

Uniqueness: Uniqueness measures how different the PUF responses are for different devices. Ideally, PUF responses should be highly unique to ensure that each device can be uniquely identified. The uniqueness UUU is calculated as:

$$U = \frac{1}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \left( \frac{H(R_i, R_j)}{L} \right)$$
(5)

where,  $H(R_i, R_j)$  is the Hamming distance between the responses  $R_i$  and  $R_j$  of two different PUFs, L is the length of the response, and n is the total number of PUFs tested. The proposed design achieves a uniqueness of 49.8%, which is close to the ideal value of 50%, demonstrating that the responses are well-distributed and distinct across different instances.

**Uniformity:** Uniformity refers to the balance of 0s and 1s in the PUF response, which is crucial for ensuring that the responses are unpredictable. The uniformity  $U_f$  is given by:

$$U_{f} = \frac{1}{L} \sum_{i=1}^{L} R_{i}$$
(6)

where, Ri is the i-th bit of the PUF response. The proposed PUF design achieves a uniformity of 50.2%, indicating a balanced distribution of 0s and 1s in the responses, which is essential for security.

**Machine Learning Attack Resistance:** To evaluate the resistance of the PUF to machine learning attacks, we trained a model on a subset of challenge-response pairs (CRPs) and tested it on unseen pairs. The accuracy of the model on the test set was 52%, close to random guessing, indicating that the PUF is robust against such attacks.

#### 4.4.2 Reliability metrics

Reliability metrics assess the consistency of the PUF responses under varying environmental conditions and over time.

**Intra-Hamming Distance (Reliability):** The reliability of the PUF responses is measured by the intra-Hamming distance (intra-HD), which evaluates the consistency of the responses from the same PUF under different conditions. It is calculated as:

Intra-HD = 
$$\frac{1}{n} \sum_{i=1}^{n} \frac{H(R_{i,1}, R_{i,2})}{L}$$
 (7)

where,  $R_i 1$  and  $R_i 2$  are the responses of the same PUF under different conditions. The proposed design achieves an intra-HD of 1.2%, indicating high reliability with minimal variation in responses due to environmental changes or aging.

**Bit Error Rate (BER):** The bit error rate measures the proportion of bits in the PUF response that flip due to noise or environmental variations. The BER for the proposed design was observed to be 0.8%, demonstrating the system's robustness against external perturbations.

4.4.3 Power efficiency

Power efficiency is a critical metric, especially for applications in IoT and other energy-constrained environments.

Power Consumption: The power consumption of the PUF ID generator was measured under typical operating conditions. The design's power consumption was reduced by 35% compared to traditional designs, thanks to the implementation of power optimization techniques such as clock gating and power islands.

### 4.5 Comparative analysis

This comparative analysis provides a detailed examination of how the proposed PUF ID generator design performs relative to existing methodologies in terms of key metrics such as uniqueness, uniformity, machine learning resistance, intra-Hamming distance (reliability), bit error rate (BER), and power consumption as it can be seen from Table 1.

**Uniqueness:** The proposed design achieves a uniqueness of 49.8%, which is very close to the ideal value of 50%. Uniqueness is critical as it ensures that each PUF produces a distinct and individual response, making it nearly impossible for two devices to generate the same response. This slight improvement over the existing methodologies, which generally achieve around 48.5% uniqueness, demonstrates the effectiveness of the design in ensuring that each PUF instance is highly unique.

**Uniformity:** Uniformity refers to the balance of 0s and 1s in the PUF responses, which is crucial for randomness and security. The proposed design exhibits a uniformity of 50.2%, which is marginally better than the existing methods that typically achieve 50.0%. This slight improvement in uniformity indicates that the responses generated by the PUF

are well-balanced, which is essential for the unpredictability required in cryptographic applications.

**Machine Learning Resistance:** One of the significant threats to PUF-based systems is machine learning attacks, where adversaries use machine learning algorithms to predict PUF responses based on observed challenge-response pairs (CRPs). The proposed design demonstrates a resistance with a machine learning attack accuracy of 52%, which is close to random guessing, indicating that the PUF is effectively secure against such attacks. In contrast, some existing methodologies show a higher vulnerability with attack accuracies of around 60%, making the proposed design more robust in this regard.

**Intra-Hamming Distance (Reliability):** Reliability is measured by the consistency of PUF responses under varying environmental conditions, typically quantified by the intra-Hamming distance. The proposed design shows a low intra-HD of 1.2%, significantly better than the 2.5% seen in existing designs. This low intra-HD indicates that the responses remain stable and consistent even when the environmental conditions, such as temperature or voltage, change, which is crucial for the reliable operation of the PUF over time.

**Bit Error Rate (BER):** The bit error rate measures the frequency of errors (bit flips) in the PUF response due to noise or environmental factors. The proposed design has a BER of 0.8%, which is lower than the 1.5% observed in other designs. A lower BER means that the PUF is less likely to produce erroneous responses, which is critical for maintaining the integrity and reliability of the cryptographic keys generated by the PUF.

**Power Consumption Reduction:** Power efficiency is increasingly important, particularly in IoT applications where devices often operate under stringent energy constraints. The proposed design achieves a 35% reduction in power consumption, significantly better than the 20% reduction typically seen in other designs. This improvement is achieved through the implementation of advanced power-saving techniques such as clock gating and power islands, making the proposed design more suitable for deployment in energy-sensitive environments.

Table 1. Comparative analysis

Metric	Proposed Design	Existing Methodology
Uniqueness	49.8%	48.5% [4]
Uniformity	50.2%	50.0% [21]
Machine Learning Resistance	52%	60% [11]
Intra-Hamming Distance	1.2%	2.5% [15]
Bit Error Rate (BER)	0.8%	1.5% [9]
Power Consumption Reduction	35%	20% [19]

#### **5. CONCLUSION**

In this paper, we introduced a novel FPGA-based PUF ID generator design that addresses several critical challenges in the realm of hardware security. By focusing on key metrics such as reliability, uniqueness, and power efficiency, our design implements dynamic environmental compensation, advanced error correction techniques, and energy-saving strategies. The quantitative analysis presented shows that our design offers significant improvements over existing methodologies, particularly in areas such as intra-Hamming distance, bit error rate, and resistance to machine learning attacks. These enhancements make the proposed PUF design highly suitable for secure key generation in cryptographic systems, particularly in energy-constrained environments such as the Internet of Things (IoT).

For future work, the field of PUF technology holds tremendous potential for further advancements. One promising direction is the enhancement of machine learning resistance. While our design demonstrates strong robustness against such attacks, future research could delve deeper into the development of more sophisticated countermeasures. The exploration of hybrid PUF architectures and the integration of novel cryptographic primitives could further fortify the security of PUFs against increasingly sophisticated threats.

As PUFs become more integral to large-scale cryptographic infrastructures and hardware security modules (HSMs), scalability and integration will be crucial. Future research should focus on creating PUF designs that are not only scalable but also capable of maintaining high reliability and security with minimal resource utilization. The challenge of ensuring interoperability within different security frameworks, along with alignment with standardization efforts, will be essential for the widespread adoption of PUF technology. The advent of quantum computing presents both a challenge and an opportunity for PUF research. As quantum threats become more imminent, the need for quantum-resistant PUF designs becomes increasingly critical. Future work should explore integrating quantum-safe cryptographic techniques with PUF designs, ensuring long-term security in an era where quantum computing could otherwise compromise traditional cryptographic systems.

Another exciting area for future exploration is the development of adaptive PUF architectures. These would be capable of dynamically adjusting to environmental changes, aging effects, and emerging security threats in real time. Such adaptive architectures could incorporate machine learning algorithms for self-optimization, ensuring that PUFs maintain their reliability and security throughout the lifespan of the device, regardless of external conditions. Energy efficiency is a growing concern in PUF design, particularly for applications in remote or resource-limited environments. Future research could explore the integration of energy harvesting techniques with PUFs, allowing them to become more sustainable and self-sufficient, particularly in rural IoT deployments where energy resources are scarce. This direction not only aligns with global sustainability goals but also expands the potential applications of PUF technology.

# REFERENCES

- Lata, K., Cenkeramaddi, L.R. (2023). FPGA-Based PUF designs: A comprehensive review and comparative analysis. Cryptography, 7(4): 55. https://doi.org/10.3390/cryptography704005
- [2] Tran, V.T., Trinh, Q.K., Hoang, V.P. (2019). Enhanced ID authentication scheme using FPGA-based ring oscillator PUF. In 2019 IEEE 13th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), Singapore, pp. 320-327. https://doi.org/10.1109/MCSoC.2019.00052
- [3] Boke, A.K., Nakhate, S., Rajawat, A. (2023). FPGA implementation of PUF based key generator for secure communication in IoT. Integration, 89: 241-247. https://doi.org/10.1016/j.vlsi.2022.12.006
- [4] Anandakumar, N.N., Hashmi, M.S., Sanadhya, S.K.

(2022). Design and analysis of FPGA-based PUFs with enhanced performance for hardware-oriented security. ACM Journal on Emerging Technologies in Computing Systems (JETC), 18(4): 1-26. https://doi.org/10.1145/3517813

- [5] Kalanadhabhatta, S., Kumar, D., Anumandla, K.K., Reddy, S.A., Acharyya, A. (2020). PUF-based secure chaotic random number generator design methodology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 28(7): 1740-1744. https://doi.org/10.1109/TVLSI.2020.2979269
- [6] Anandakumar, N.N., Hashmi, M.S., Tehranipoor, M. (2021). FPGA-based physical unclonable functions: A comprehensive overview of theory and architectures. Integration, 81: 175-194. https://doi.org/10.1016/j.vlsi.2021.06.001
- [7] Anandakumar, N.N., Hashmi, M.S., Sanadhya, S.K. (2020). Efficient and lightweight FPGA-based hybrid PUFs with improved performance. Microprocessors and Microsystems, 77: 103180. https://doi.org/10.1016/j.micpro.2020.103180
- [8] Becker, G.T. (2015). The gap between promise and reality: On the insecurity of XOR arbiter PUFs. Cryptographic Hardware and Embedded Systems, 9293: 535-555. https://doi.org/10.1007/978-3-662-48324-4 27
- [9] Batabyal, S., Rai, A.B. (2019). Design of a ring oscillator based PUF with enhanced challenge response pair and improved reliability. In 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), Bangalore, India, pp. 1370-1374. https://doi.org/10.1109/RTEICT46194.2019.9016894
- [10] El-Hajj, M., Fadlallah, A., Chamoun, M., Serhrouchni, A. (2021). A taxonomy of PUF Schemes with a novel Arbiter-based PUF resisting machine learning attacks. Computer Networks, 194: 108133. https://doi.org/10.1016/j.comnet.2021.108133
- Zhang, Y., Zhu, M., Yang, B., Liu, L. (2020). A highly reliable strong physical unclonable function design based on FPGA. Journal of Physics: Conference Series, 1619(1): 012003. https://doi.org/10.1088/1742-6596/1619/1/012003
- [12] Ishak, M.H.B., Mispan, M.S., Wong, Y.C., Kamaruddin, M.R., Korobkov, M. (2021). FPGA-based obfuscated delay PUF for security enhancement against ml-attack. In 2021 6th IEEE International Conference on Recent Advances and Innovations in Engineering (ICRAIE), Kedah, Malaysia, 6: 1-6. https://doi.org/10.1109/ICRAIE52900.2021.9703985
- [13] Anandakumar, N.N., Hashmi, M.S., Chaudhary, M.A. (2022). Implementation of efficient XOR arbiter PUF on FPGA with enhanced uniqueness and security. IEEE Access, 10: 129832-129842. https://doi.org/10.1109/ACCESS.2022.3228635
- [14] Chauhan, A.S., Sahula, V., Mandal, A.S. (2019). Novel randomized & biased placement for FPGA based robust random number generator with enhanced uniqueness. In 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID), Delhi, India, pp. 353-358. https://doi.org/10.1109/VLSID.2019.00079
- [15] Mahalat, M.H., Mandal, S., Mondal, A., Sen, B., Chakraborty, R.S. (2021). Implementation,

characterization and application of path changing switch-based Arbiter PUF on FPGA as a lightweight security primitive for IoT. ACM Transactions on Design Automation of Electronic Systems (TODAES), 27(3): 1-26. https://doi.org/10.1145/3491212

- [16] Zhang, J., Qu, G. (2019). Recent attacks and defenses on FPGA-based systems. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 12(3): 1-24. https://doi.org/10.1145/3340557
- [17] Huang, Z., Wang, Q. (2020). A PUF-based unified identity verification framework for secure IoT hardware via device authentication. World Wide Web, 23(2): 1057-1088. https://doi.org/10.1007/s11280-019-00677-x
- [18] Xu, Y., Ke, T., Cao, W., Fu, Y., He, Z. (2023). Reliable and efficient chip-PCB hybrid PUF and lightweight key generator. IEICE Transactions on Electronics, 106(8): 432-441. https://doi.org/10.1587/transele.2022ECP5050
- [19] Bhargava, M., Mai, K. (2014). An efficient reliable PUFbased cryptographic key generator in 65nm CMOS. In 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany, pp. 1-6. https://doi.org/10.7873/DATE.2014.083
- [20] Streit, F.J., Krüger, P., Becher, A., Wildermann, S., Teich, J. (2021). Design and evaluation of a tunable PUF architecture for FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 15(1): 1-27. https://doi.org/10.1145/3491237
- [21] Garg, A., Kim, T.T. (2014). Design of SRAM PUF with improved uniformity and reliability utilizing device aging effect. In 2014 IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne, VIC, Australia, pp. 1941-1944. https://doi.org/10.1109/ISCAS.2014.6865541
- [22] Gu, C., Hanley, N., O'neill, M. (2017). Improved reliability of FPGA-based PUF identification generator design. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 10(3): 1-23. https://doi.org/10.1145/3053681
- [23] Kumar, R., Burleson, W. (2014). On design of a highly secure PUF based on non-linear current mirrors. In 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), Arlington, VA, USA, pp. 38-43. https://doi.org/10.1109/HST.2014.6855565
- [24] Usmani, M.A., Keshavarz, S., Matthews, E., Shannon, L., Tessier, R., Holcomb, D.E. (2018). Efficient PUF-based key generation in FPGAs using per-device configuration. IEEE Transactions on Very Large Scale Integration (VLSI) systems, 27(2): 364-375. https://doi.org/10.1109/TVLSI.2018.2877438
- [25] Kroeger, T., Cheng, W., Danger, J.L., Guilley, S., Karimi, N. (2022). Cross-PUF Attacks: Targeting FPGA Implementation of Arbiter-PUFs. Journal of Electronic Testing, 38(3): 261-277. https://doi.org/10.1007/s10836-022-06012-z
- [26] Johnson, A.P., Chakraborty, R.S., Mukhopadhyay, D. (2015). A PUF-enabled secure architecture for FPGAbased IoT applications. IEEE Transactions on Multi-Scale Computing Systems, 1(2): 110-122. https://doi.org/10.1109/TMSCS.2015.2494014
- [27] Majzoobi, M., Koushanfar, F., Potkonjak, M. (2009). Techniques for design and implementation of secure reconfigurable PUFs. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2(1):

1-33. https://doi.org/10.1145/1502781.1502786

- [28] Gehrer, S., Sigl, G. (2015). Using the reconfigurability of modern FPGAs for highly efficient PUF-based key generation. In 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), pp. 1-6.
- [29] Maes, R., Van Herrewege, A., Verbauwhede, I. (2012). PUFKY: A fully functional PUF-based cryptographic key generator. In Cryptographic Hardware and Embedded Systems–CHES 2012: 14th International Workshop, Leuven, Belgium, pp. 302-319. https://doi.org/10.1109/TCAD.2014.2370531
- [30] Anandakumar, N.N., Hashmi, M.S., Sanadhya, S.K. (2020). Efficient and lightweight FPGA-based hybrid PUFs with improved performance. Microprocessors and Microsystems, 77: 103180. https://doi.org/10.1016/j.micpro.2020.103180
- [31] Wang, J., Liu, S., Xiong, X., Liang, C. (2017). Security enhancement of arbiter-based physical unclonable function on FPGA. Wuhan University Journal of Natural Sciences, 22(2): 127-133. https://doi.org/10.1007/s11859-017-1225-6
- [32] Zhang, J.L., Qu, G., Lv, Y.Q., Zhou, Q. (2014). A survey on silicon PUFs and recent advances in ring oscillator PUFs. Journal of Computer Science and Technology, 29(4): 664-678. https://doi.org/10.1007/s11390-014-1458-1
- [33] Zheng, J.X., Li, D., Potkonjak, M. (2014). A secure and unclonable embedded system using instruction-level PUF authentication. In 2014 24th International Conference on Field Programmable Logic and Applications (FPL), pp. 1-4. https://doi.org/10.1109/FPL.2014.6927428
- [34] Gu, C., Liu, W., Cui, Y., Hanley, N., O'Neill, M., Lombardi, F. (2019). A Flip-Flop based arbiter physical unclonable function (APUF) design with high entropy and uniqueness for FPGA implementation. IEEE Transactions on Emerging Topics in Computing, 9(4): 1853-1866.

https://doi.org/10.1109/TETC.2019.2935465

- [35] Guajardo, J., Kumar, S.S., Schrijen, G.J., Tuyls, P. (2007). Physical unclonable functions and public-key crypto for FPGA IP protection. In 2007 International Conference on Field Programmable Logic and Applications, pp. 189-195. https://doi.org/10.1109/FPL.2007.4380646
- [36] Liu, W., Zhang, L., Zhang, Z., Gu, C., Wang, C., O'neill, M., Lombardi, F. (2019). XOR-based low-cost reconfigurable PUFs for IoT security. ACM Transactions on Embedded Computing Systems (TECS), 18(3): 1-21. https://doi.org/10.1145/3274666
- [37] Nguyen, P.H., Sahoo, D.P., Chakraborty, R.S., Mukhopadhyay, D. (2016). Security analysis of arbiter PUF and its lightweight compositions under predictability test. ACM Transactions on Design Automation of Electronic Systems (TODAES), 22(2): 1-28. https://doi.org/10.1145/2940326
- [38] Sutar, S., Raha, A., Kulkarni, D., Shorey, R., Tew, J., Raghunathan, V. (2017). D-PUF: An intrinsically reconfigurable DRAM PUF for device authentication and random number generation. ACM Transactions on Embedded Computing Systems (TECS), 17(1): 1-31. https://doi.org/10.1145/3105915
- [39] Zhang, J.L., Wang, W.Z., Wang, X.W., Xia, Z.H. (2017).

Enhancing security of FPGA-based embedded systems with combinational logic binding. Journal of Computer Science and Technology, 32: 329-339. https://doi.org/10.1007/s11390-017-1700-8

[40] Li, D., Liu, D., Ren, Y., Sun, Y., Guan, Z., Wu, Q., Liu, J. (2023). CPAKA: Mutual authentication and key agreement scheme based on conditional PUF in spaceair-ground integrated network. IEEE Transactions on Dependable and Secure Computing, 21(4): 3487-3500. https://doi.org/10.1109/TDSC.2023.3333549

[41] Amsaad, F., Oun, A., Niamat, M.Y., Razaque, A., Kose, S., Mahmoud, M., Alsolami, F. (2021). Enhancing the performance of lightweight configurable PUF for robust IoT hardware-assisted security. IEEE Access, 9: 136792-136810.

https://doi.org/10.1109/ACCESS.2021.3117240