Algorithm-Architecture Matching Metrics
Mesures Probabilistes de l'Adéquation Algorithme Architecture
OPEN ACCESS
The high level synthesis question is too wide to be optimaly addressed by a single and general CAD tool. So, interactive transfers of information are required between the tool and the designer, in order to make tractable the optimization of the synthesis task in a reasonnable time. This paper introduces an appoach which aims to provide the designer with information to quantify the hardware complexity in order to guide him in during his transformation choices .The method is based on probabilities, focuse the whole set ofressourcesand takes into account the real dependencies between operations. The method is characterized by a high level of abstraction. It firstly enables to combine the estimation with the most powerful algorithmic-transformations and secondly to be easily independent from the architectural model.
Résumé
Le champ d'action de la synthèse d'architecture s'avère trop vaste pour qu'un outil puisse offrir une solution optimale quelque soit l'algorithme cible. C'est pourquoi l'étude préalable de l'algorithme spécifié apparaît comme incontournable. Nous présentons ici, une nouvelle approche d'estimation dynamique des ressources, appliquée aux architectures pipelines sous contrainte de Latence. Nous employons une méthode probabiliste prenant en compte réellement les contraintes entre opérations, dans le but de guider le choix des transformations et des algorithmes impliqués dans la spécification. Les propriétés analysées sont la concurrence dans le temps des opérateurs, bus, registres et interconnexions et les statistiques de liens entre opérateurs. Des métriques sont également proposées pour l'interprétation des courbes d'estimation obtenues.
High level synthesis, complexity estimation, guidance, metrics
Mots clés
Synthèse de haut niveau, estimation de complexité, guidage, métriques
[1] Working groups, "Conclusions," in leee Work. on Vlsi Signal Processing, La Jolla, San Diego, Oct. 1994.
[2] M.Potkonjak and J.M.Rabaey, "Optimizing resource utilization using transformations," Ieee Trans. on Computer-Aided Design, vol. 13, no. 3, pp. 277-292, Mar. 1994.
[3] S.Note, F.Catthor, G.Goossens, and H.J.De Man, "Combined hardware selection and pipelining in high-performance data-path design," leee Trans. on Computer-Aided Design, vol. 11, no. 4, pp. 413-423, Apr. 1992.
[4] O.Sentieys, J.Ph.Diguet, J.L.Philippe, and E.Martin, "Hardware module selection for real time pipeline architectures using probabilistic cost estimation," inIeee ASIC con!,Rochester, USA, Sept. 1996.
[5] E.Martin, O.Sentieys, H.Dubois, and J.L.Philippe, "Gaut, an architectural synthesis tool for dedicated signal processors," in EURO-DAC, Hamburg, Oct. 1993, pp. 85-94.
[6] A.Sharma and R.Jain, "Estimating architectural resources and performance for high-level synthesis applications," Ieee Trans. on Vlsi Systems, vol. 11, no. 6, pp. 175-190, June 1993.
[7] J.M.Rabaey and M.Potkonjak, "Estimating implementation bounds for real time Dsp applications specific circuits," Ieee Trans. on Computer-Aided Design, vol. 13, no. 6, June 1994.
[8] L.Guerra, M.Potkonjak, and J.Rabaey, "System-level design guidance using algorithm properties," inIeee Work. on Vlsi Signal Processing, San Diego, CA, Oct. 1994, pp. 73-82.
[9] J.Ph.Diguet, Estimation de Complexité et Transformations d'Algorithmesde Traitement du Signal pour la Conception de Circuits Vlsi, Ph.D. thesis, UniversitédeRennesI, Oct. 1996.
[10] P.G.Paulin and J.P.Knight, "Force-directed scheduling for the behavioral synthesis of asic's," Ieee Trans. on Computer-Aided Design, vol. 8, no. 6, pp. 661-679, June 1989.